004 005 MemPol: Polling-Based Microsecond-Scale 006 007 Per-Core Memory Bandwidth Regulation 008 009 010 Alexander Zuepke<sup>1\*</sup>, Andrea Bastoni<sup>1</sup>, Weifan Chen<sup>2</sup>, 011012Marco Caccamo<sup>1</sup>, Renato Mancuso<sup>2</sup> 013<sup>1\*</sup>Chair of Cyber-Physical Systems in Production Engineering, Technical 014 015University of Munich, Boltzmannstraße 15, 85748 Garching, Germany. 016 <sup>2</sup>Cyber-Physical Systems Lab, Boston University, 665 Commonwealth 017Avenue, Boston, MA 02215, USA. 018 019 020 \*Corresponding author(s). E-mail(s): alex.zuepke@tum.de; 021Contributing authors: andrea.bastoni@tum.de; wfchen@bu.edu; 022 mcaccamo@tum.de; rmancuso@bu.edu; 023 024 025Abstract 026 In today's multiprocessor systems-on-a-chip (MPSoC), the shared memory sub-027 system is a known source of temporal interference. The problem causes logically 028 independent cores to affect each other's performance, leading to pessimistic worst-029 case execution time (WCET) analysis. Memory regulation via throttling is one 030 of the most practical techniques to mitigate interference. Traditional regulation 031schemes rely on a combination of timer and performance counter interrupts to 032 be delivered and processed on the same cores running real-time workload. Unfor-033 tunately, to prevent excessive overhead, regulation can only be enforced at a 034millisecond-scale granularity. 035 In this work, we present a novel regulation mechanism from *outside the cores* that 036 monitors performance counters for the application core's activity in main memory 037 at a microsecond scale. The approach is fully transparent to the applications on the cores, and can be implemented using widely available on-chip debug facilities. 038 The presented mechanism also allows more complex composition of metrics to 039 enact load-aware regulation. For instance, it allows redistributing unused band-040 width between cores while keeping the overall memory bandwidth of all cores 041below a given threshold. We implement our approach on a host of embedded 042platforms and conduct an in-depth evaluation on the Xilinx Zyng UltraScale+ 043 ZCU102, NXP i.MX8M and NXP S32G2 platforms using the San Diego Vision 044 Benchmark Suite.

 $\begin{array}{c} 045\\ 046\end{array}$ 

 $\begin{array}{c} 001\\ 002\\ 003 \end{array}$ 

047 **Keywords:** real-time system, multi-core, memory bandwidth regulation, feedback 048 control

- 049
- 050
- 051

# 052 1 Introduction

053

Homogeneous multi-core systems became mainstream in the real-time embedded com-054munity about a decade ago. From a predictability standpoint, these platforms came 055with formidable challenges that have been the focus of a host of research works (Lugo 056 et al., 2022). But in many ways, such systems are already obsolete. Modern embedded 057 multiprocessor systems-on-a-chip (MPSoC) embrace heterogeneity. This is necessary 058due to the increasing adoption of data-intensive artificial intelligence (AI) algorithms 059 060 in embedded and safety-critical domains. CPUs, GPUs, TPUs, on-chip programmable logic (FPGA), and smart network interfaces (NICs) are some examples of top-tier 061 processing elements in current-generation MPSoCs. Xilinx's UltraScale+ and Ver-062 sal (Xilinx, 2024b,a) or NVIDIA's Jetson AGX Xavier and Orin (NVIDIA, 2024b,a) 063 are among the most recent examples of this trend. 064

065Unfortunately, the explosion in heterogeneity has exacerbated the existing challenges related to the management of shared memory hierarchy resources. One such 066 challenge is quality of service (QoS) driven regulation of main memory bandwidth 067 consumption from heterogeneous processing elements (PE). Software regulation of the 068 memory bandwidth based on monitoring of performance counters (PMC) has received 069 070 significant attention (Yun et al., 2013; Yun et al., 2016) thanks to its wide applicability to a broad range of MPSoC that are normally equipped with performance counter 071units (PMU). 072

PMC-based regulation, however, comes with important compromises. Most promi-073 nently, it is inherently CPU-centric, because it relies on the ability to install and 074075process PMC-generated interrupts. Secondly, by design, it does not allow to implement complex regulation policies accounting for both per-PE activity and global system 076 behavior. Worse yet, it is challenging to define complex software regulation policies 077 078 that account for more than a single performance metric. This contrasts with the wide 079 range of performance metrics exported by modern platforms at multiple levels of their complex memory hierarchy—e.g., at the level of PE (ARM, 2016a; Xilinx, 2024b), 080 interconnect (ARM, 2016b), and memory controller (Sohal et al., 2020; Saeed et al., 081 2022). Third, it forces to integrate additional system-level software components at the 082 OS (Yun et al., 2013) or hypervisor level (Modica et al., 2018; Sohal et al., 2020), with 083 the corresponding engineering and performance overheads. 084

This paper stems from the question: Can memory bandwidth regulation be enforced following a drastically different approach? And, ideally, one that can achieve finegrained regulation, acceptably low overheads, and customizable regulation policies capable of capturing multiple nuances in the performance of complex memory hierarchies.

1090 In light of this goal, we propose *MemPol*: a novel approach for memory bandwidth 1091 regulation that targets the aforementioned objectives. By exploiting the heterogeneous 1092 computing elements of MPSoCs, *MemPol* adopts a low-overhead, polling-based design that enables microsecond-scale memory bandwidth regulation and monitoring. Mem-093 Pol moves away from interrupt-based regulation and relies on debug primitives to 094 control bandwidth consumption with minimum intrusiveness. Furthermore, MemPol 095 096 allows defining complex regulation functions that combine contributions of *multiple* performance counters. 097 Thus, we make the following key contributions: 098 099 • A microsecond-scale memory bandwidth monitor based on periodic polling of per-100formance counters from "outside" of the cores. MemPol does not cause performance 101degradation of the applications executing on the cores. 102• A low-overhead memory bandwidth *regulator* that throttles monitored cores using 103built-in on-chip debug facilities without causing memory perturbations. 104• Per-core memory bandwidth regulation using an *on-off controller* design. 105The possibility to define software regulation profiles with functions based on multiple 106 PMC metrics. 107• A combination of per-core (local) regulation and global regulation of all cores to 108redistribute unused bandwidth between cores, while keeping the overall memory 109bandwidth below a given threshold. 110• A detailed evaluation that includes the assessments of key memory parameters for 111 three Arm platforms and a comparison of *MemPol* with the state-of-the-art. 112This paper is an extended version of a previously published work at the RTAS 2023 113114conference (Zuepke et al., 2023). MemPol's regulation logic can be fully implemented outside of the core-complex. 115Our regulator enables the unconstrained use of the most powerful cores of a platform 116for application-related workloads by dedicating e.g., energy-efficient, real-time oriented 117 cores to the management of the regulation logic. Because MemPol leverages debug 118 primitives, it can be extended to pause/resume the activity of PEs other than CPUs-119albeit our initial prototype is focused on CPU regulation. 120As a proof of concept, we implemented *MemPol* on a range of Arm plat-121forms, namely on the Xilinx Zynq UltraScale+ ZCU102 (Xilinx, 2024b), the NXP 122i.MX8M (NXP, 2024a) and the NXP S32G2 (NXP, 2024c) platforms. All platforms 123feature four Arm Cortex-A53 application cores, but also a number of smaller Arm-124based real-time cores. *MemPol* is deployed on one of the real-time cores and regulates 125the application cores with 6.25 to 10  $\mu s$  granularity. 126127For each platform, we precisely characterized the sustainable bandwidth using a practical, empirical methodology to measure it. We further correlate the sustainable 128 bandwidth to the *MemPol* regulation parameters and the associated cost model. 129Although questionably suitable for certified environments, we have validated 130the practical feasibility of our debug-based methodology (see Sec. 4.2) on multi-131132ple Arm-based boards such as Raspberry Pi 4 (Raspberry Pi Ltd, 2024) and NXP LX2160A (NXP, 2024b) which feature Arm Cortex-A72 application cores, but lack 133small real-time cores. Our evaluation showcases the ability of *MemPol* to enforce com-134plex regulation policies, such as proportional bandwidth redistribution, by monitoring 135

 $136 \\ 137$ 

138

3

a combination of local and global bandwidth consumption. By instantiating MemPol

139 with legacy policies, we also compare its performance overhead with state-of-the-art140 PMC-based regulation.

141 The rest of this paper is structured as follows. Sec. 2 discusses limitations of *Mem*-142 *Guard* designs and proposes alternatives. Sec. 3 presents the new regulator design, 143 and Sec. 4 its implementation. Sec. 5 assesses the sustainable bandwidth on our plat-144 forms and derives parameters for *MemPol* regulation. Sec. 6 evaluates *MemPol* and 145 compares to the state-of-the-art. Sec. 7 discusses related work, and Sec. 8 concludes. 146

# <sup>147</sup> 2 Background and Motivation

148

149 This section summarizes the key aspects of PMC-based regulation—with focus on its 150 most common variant, *MemGuard* (Yun et al., 2013; Yun et al., 2016)—and details 151 the most important limitations of the approach that constitute the motivation for our 152 search for a different approach to memory bandwidth regulation.

153 MemGuard regulates the maximum number of memory transactions that cores are 154 allowed to perform over a pre-defined period of time (*i.e.*, their memory bandwidth). 155 Cores are assigned a memory budget that is consumed when cores perform memory 156 transactions and that is periodically replenished. Cores are idled when the budget is 157 depleted. Its implementation relies on three main features: (1) a memory bandwidth 158 monitor; (2) a mechanism to deliver regulation and replenishment interrupts; and (3) 159 a mechanism to idle cores.

160Memory bandwidth is monitored using performance counters. Depending on plat-161forms capabilities, implementations of *MemGuard* have used PMCs from corest 162PMUs (Yun et al., 2016; Schwaericke et al., 2021) or from the DRAM memory controller (Sohal et al., 2020; Saeed et al., 2022). Since overutilization of memory 163164controllers is detrimental to predictability (Sohal et al., 2020), hard real-time sys-165tems dimension the memory budget allowed for regulated cores using the principle 166of maximum sustainable bandwidth. That is the maximum bandwidth that a mem-167ory controller can sustain under worst-case memory workload, e.g., row misses in the same bank, without experiencing overutilization (see Sec. 5). When DRAM controller 168169performance counters are not available, determining this value requires know-how of 170the target platform and non-trivial experimental setups (Serrano-Cases et al., 2021; 171Schwaericke et al., 2021).

172 *MemGuard* relies on the capabilities of the PMU to deliver a regulation interrupt 173 to a core upon budget depletion. When such an interrupt is received, the core idles by 174 either scheduling a CPU-intensive high-priority task (Yun et al., 2016; Saeed et al., 175 2022), or by stalling the core at the hypervisor level (Sohal et al., 2020; Schwaericke 176 et al., 2021). One timer interrupt periodically replenishes the budget and possibly 177 unblocks the regulated core.

178 Note that regulation at hypervisor level can only provide a coarse regulation at 179 core level, while regulation at OS level can enable more fine-grained regulation at task 180 level. However, the latter also requires changes to the operating system. Although 181 *MemPol* could be extended to achieve tighter integration with the operating system 182 and enable per-task regulation, in this work, we focus on the lower-level mechanisms 183

184

to implement bandwidth regulation, and assume per-core regulation. We defer further 185 integration with the OS to future work. 186

# 2.1 MemGuard Limitations

**Interrupt overheads.** *MemGuard* delivers interrupts to a core to signal both regulation and replenishment. Such an interrupt-based approach generates an overhead that increases with the frequency of the interruptions, *i.e.*, with shorter replenishment periods, or with smaller budget assignments. Interrupt overheads pose severe constraints on the enforcement of both small memory budgets and short regulation periods.



**Fig. 1** Impact (slowdown) of *MemGuard*'s timer and regulation overheads on a memory-intensive application as a function of the replenishment period. Implementation on Linux on the Xilinx Zynq UltraScale+ ZCU102 (Xilinx, 2024b). Results are in line with other work (Yun et al., 2016; Saeed et al., 2022) and extended beyond 100 µs.

214 215

226

227

228

229 230

212

213

187

188 189

190

191

192

193

194

216As an example, Fig. 1 reports the overheads of timer and regulation interrupts in 217our setup for the version of *MemGuard* that we have used in our experimental compar-218ison (see Sec. 6). The figure shows the slowdown of a memory-intensive application<sup>1</sup> 219as function of the replenishment period. The budget is measured as the number of 220L2 cache refills. Fig. 1 separately shows the impact of timer and regulation (PMU) 221interrupt, and timer interrupts only. As shown, for short regulation periods  $(32 \ \mu s)$ , MemGuard is affected by extremely high overhead—up to 2.4 slowdown ratio. These 222223effects are in-line with previous studies (Yun et al., 2016; Saeed et al., 2022) that have 224shown around 10% overheads for periods of around 100  $\mu s$ . 225

**Inherent pessimism.** Although interrupt handlers normally have minimum memory footprint, they generate memory transactions that are reflected *in the very same* metrics monitored by *MemGuard*. Precisely accounting for this interference is complex, resulting in pessimistic worst-case bandwidth thresholds.

<sup>1</sup>bandwidth from the *IsolBench* testsuite (https://github.com/CSL-KU/IsolBench).

Single monitoring dimension. To reduce implementation complexity and the 231232number of interrupts, MemGuard monitors only one memory consumption metrice.g., cache write-backs, cache refills, or memory controller utilization—at a time.<sup>2</sup> 233234Store instructions on the cores result in higher memory controller utilization than 235load instructions, because they cause write-backs. Therefore, if only cache refills are 236monitored, the worst-case scenario consists of a 1:1 ratio between refills and write-237backs (Sohal et al., 2020). But assuming so leads to overall memory under-utilization. 238At the same time, regulation only based on cache refills might not correctly take into 239account write-heavy phases that do not generate linefills (see Sec. 6.2).

240Coarse regulation. Access to memory often results in bursts of cache refills and 241transactions. To avoid excessive idling of regulated cores and to smooth out the impact 242of such bursts, *MemGuard*'s budgets and periods must be set to relatively large values. 243 Although beneficial to reduce the impact of interrupt overheads, regulating over large 244periods results in prolonged memory bursts (Sohal et al., 2020) and in an uneven 245distribution of memory bandwidth within the period. This complicates the adoption 246of, e.q., automotive techniques (Moon et al., 2021) that use offsetting to distribute the 247peak load of read-execute-write (Hamann et al., 2017; Pellizzoni et al., 2011) workloads 248over successive periods. Moreover, as mentioned in Sec. 1, it can cause accelerators to 249receive less bandwidth than their assigned quota. 250

# $^{251}_{252}$ 2.2 An Alternative Regulation Design

Interrupt overheads and a non-flexible single-dimension monitoring lead to severe compromises for *MemGuard*-based systems. In particular, regulating using core-managed interrupts—either for polling (Sohal et al., 2020; Saeed et al., 2022) or regulation (Yun et al., 2016; Bechtel and Yun, 2019)—cannot eliminate the overheads reported in Fig. 1.

258An alternative to avoid interrupting useful computation on the regulated cores is to exploit the heterogeneity of MPSoCs and monitor the PMU counters from *outside* 259260the core cluster, e.g., using one of the many real-time cores available on such platforms. However, while, e.g., on Arm platforms, per-core performance counters are also 261262accessible from outside of a core (see Sec. 4.2), per-core PMU interrupts can only be delivered to other cores on the same complex.<sup>3</sup> Currently, therefore, the only suitable 263design to perform PMC-based regulation from the outside is to combine polling of 264PMU counters with a control action to throttle (*i.e.*, idle) the cores. To fully prevent 265interrupt overheads, the control action should also be done from the outside and must 266not involve any type of notification to the to-be-regulated cores. Furthermore, a poll-267268based design enacts the *simultaneous* use of multiple performance counters to perform 269regulation, while keeping overheads constant.

270 Sec. 3 presents *MemPol*, a poll-based regulation design that operates from outside 271 the cores and regulates multiple monitoring dimensions with low overhead.

272

276

<sup>273 &</sup>lt;sup>2</sup>In Bechtel and Yun (2019), cache refills *and* write-backs are considered in separated regulations, but 274 their memory contributions cannot be *combined* together.

<sup>&</sup>lt;sup>2</sup>1<sup>4</sup> <sup>3</sup>For GICv3-based systems, Arm recommends using local PPI interrupt 23.

# 3 MemPol – Regulation from Outside the Cores



Fig. 2 MemPol architecture. Applications cores  $c_0$  to  $c_3$  are regulated by an external controller logic that accesses the application cores' PMU counters as memory-mapped devices and that halts the cores via their debug interfaces.

The first objective of *MemPol* is to remove any overheads from the cores to be regulated. This is achieved with a design that operates from the outside of the target 302 cores and specifically (1) monitors the last-level cache (LLC) activity by polling the cores' PMU counters, and (2) uses a core-independent interface (e.g., the CoreSight debugging interface, see Sec. 4.2) to halt cores when they exceed their given memory budget. The controlling logic of *MemPol* can be implemented on one of the application cores, on a smaller companion core, e.g., Cortex-M and Cortex-R cores, or even in an FPGA. Fig. 2 presents the architecture of *MemPol*.

The second objective of *MemPol* is to enable a multi-dimensional regulation based 309 on the combined contribution of multiple PMU counters, without impacting overheads. 310 In particular, we consider the accumulated read and write activity of a core, i.e., the 311sum of last-level cache misses and write-backs (Sec. 3.1). Since the controller polls 312 PMU counter values, within a polling period, cores can generate a high number of 313transactions—thus potentially overshooting their assigned budget—that can be only 314accounted for in the next polling instant. To contrast overshooting effects, MemPol 315has a short polling period P in the *microsecond* range (Sec. 3.2). 316

Compared to MemGuard, MemPol realizes a different regulation logic that does 317not periodically replenish cores' budgets. Instead, regulation is enacted every polling 318 period P via an on-off controller logic (Sec. 3.3) that can idle cores for time intervals as 319 short as P. As programs show different behavior during their execution, *i.e.*, memory-320 intensive phases vs. computation-intensive phases, we limit the burstiness of memory 321 accesses using both a *sliding window method* (Sec. 3.4) and a combined strategy to 322

298

299300

301

303

304

305

306

307



account for non-memory-intensive phases (Sec. 3.5). Overall, cores can experience multiple on/off transitions during the length R of the sliding window, but can also

Fig. 3 Comparison of the regulation behavior of MemPol (polling at 6.25 µs, sliding window size
50 µs) and MemGuard (regulation period 1 ms) on ZCU102 regulating a worst-case memory reader
at 50% sustainable memory bandwidth. In both cases, PMU counters are sampled every 6.25 µs. For
MemPol, the average over 200 µs is also shown for better visualization of its resulting regulation.
In the given example, both mechanisms achieve the same regulation results over longer time spans.
MemPol just regulates faster.

349

323

324

350As an example of the low-overhead, high-resolution capabilities enabled by the 351MemPol design, we implement two regulation strategies that operate at microsecond 352scale: (i) a local per-core controller that regulates a core's memory bandwidth w.r.t. a 353given *local per-core budget* independently for each core, and (ii) a *global controller* that 354redistributes unused bandwidth to demanding cores, but keeps the overall bandwidth 355of all cores below a given global budget (Sec. 3.7). Contrary to the complex interactions 356among cores that would be needed to realize a global controller under MemGuard. 357 our global controller relies on the poll-based regulation and only requires minimal 358 additions compared to the local one. Fig. 3 gives an overview of the fine-grained actions 359performed by *MemPol* in comparison to the coarse-grained ones used by *MemGuard*. 360 (See Sec. 6.1 for details.)

361

# <sup>362</sup> 3.1 Regulation Cost Model

363 364 Assuming a system comprising a set of cores C, we model a core  $c_i$ 's performance 365 counters for read and write accesses as functions over time  $PMU_i^r(t)$  resp.  $PMU_i^w(t)$ , 366 which return non-decreasing integer values that relate to memory accesses. We intro-367 duce the coefficients  $\alpha_r$  and  $\alpha_w$  to account for different impacts that reads and writes 368

have on the saturation level of the memory subsystem.<sup>4</sup> We then sample the PMC 369 values every P time units and aggregate the memory activity as a monotonic function 370  $A_i(t) = \alpha_r PMU_i^r(t) + \alpha_w PMU_i^w(t).$  371

The memory bandwidth that can be extracted from the memory controller highly 372 depends on the memory access patterns and can deviate between best-case and worst-373 case scenarios by an order of magnitude or more (see Sec. 5). Previous experiments 374 375 have shown that in best-case conditions like linear memory accesses the cores are the limiting factor, while in worst-case conditions like continuous row-misses the memory 376 controller becomes a bottleneck (Sohal et al., 2020). Given our real-time focus, the 377 cost model for regulation is based on the sustainable memory bandwidth  $B_{sustainable}$ , 378 *i.e.*, the minimum bandwidth that can be extracted by all cores in parallel in worst-379case scenarios. We can therefore assign a fraction of the sustainable bandwidth to each 380 core  $c_i$  as  $B_i$ ,  $\sum_{j \in C} B_j \leq B_{sustainable}$ . The maximum allowed number of aggregated 381 accesses to stay within the budget limits during time P is  $A_i^{budget} = B_i * P$ . 382 383

# 3.2 Overshooting

 $384 \\ 385$ 

404

405

412

413 414

In *MemGuard*, the PMU triggers an interrupt whenever a core exceeds its budget. 386 Instead, a polling controller samples PMCs periodically and can only detect budget 387 overruns for the previous period P. This might results in overshooting the target 388 budget. Under real-time constraints, overshooting is even exacerbated. In fact, the 389 regulation is based on the sustainable worst-case bandwidth and not on the real mem-390 ory utilization at the memory controller, which can handle peak best-case bandwidths 391much higher than the ones used for regulation (e.g., see Sec. 5). We characterize the 392 peak bandwidth that can be accessed by a single core as  $B_{peak-core}$  and use the fac-393 tor  $\beta = B_{peak-core}/B_{sustainable}$  to express overshooting in relation to  $B_{sustainable}$ . We 394further use the factor  $\beta_i = B_{peak-core}/B_i$  to describe the overshooting of a core  $c_i$  in 395relation its configured bandwidth target  $B_i$ . 396

A second contributing factor to overshooting is delays in the control path between 397 observing that a core has exceeded its bandwidth budget, sending a halt request to 398 the core, and the point where a core actually stops issuing further memory requests. 399 We denote this delay as D and assume that the core stops in reasonable time  $D \leq P$  400 within the polling period P (see Sec. 4.3). The product  $2\beta_i$  then describes the worstcase overshooting when a core  $c_i$  accesses memory at peak bandwidth and exceeds its budget at the beginning of P, but takes to the beginning of the next period to halt. 403

# 3.3 On-Off Controller as Bandwidth Limiter

To regulate a core  $c_i$  at time  $t > t_0$ , MemPol derives a set-point  $sp_i(t, t_0) = A_i(t_0) +$   $\lfloor \frac{t-t_0}{P} \rfloor A_i^{budget}$  based on the core's memory accesses  $A_i$  at time  $t_0$  and its configured budget. Using an on-off controller, MemPol halts a core if  $A_i(t) > sp_i(t, t_0)$ , and let the core run (again) if  $A_i(t) \le sp_i(t, t_0)$ . At each P, the core's set-value budget is increased by  $A_i^{budget}$ .

<sup>4</sup>For example, in flash memory, reading is much faster than writing.



415 3.4 Sliding Window Technique to Control Burstiness

433 Fig. 4 Sliding window technique. At time t=8, the burst (yellow gradient) is within a previous 434 budget gradient from time t=0 (green gradient), but not within the current budget gradient at the 435 start of the sliding window at time t=5 (blue gradient). Based on its recent history in (t - wP, t) (red 436 box), the core will be rate-limited for at least two periods in (t, t+2). See Sec. 3.4.

438 Real-time programs tend to access memory in burst. For example, after long idle or 439 computation phases with few memory accesses, a program might access data again to 440 prepare for the next iteration. The yellow gradient line in Fig. 4 depicts such a burst. 441 Since the on-off controller from Sec. 3.3 uses as point of reference  $t_0 = 0$ , it includes 442 the non memory-intensive phase (green gradient line in Fig. 4) of the core. This would 443 allow the core to run and access memory even during the burst at time t = 8, which 444 is instead potentially detrimental for the real-time guarantees of other cores.

We therefore cap the budget of a core by "forgetting" the core's unused bandwidth and limit the core's burstiness with a sliding window of w polling periods. At time t, we use t - wP as start of the window, and derive a new budget gradient (the blue gradient line in Fig. 4). We then move the window to the right each polling period (the red box in Fig. 4).

450

## 451 3.5 Resulting Combined Control Strategy

 $\frac{452}{453}$  MemPol's controller combines the strategies from Sec. 3.3 and Sec. 3.4 depending on the behavior in the previous w polling periods.

**Not rate-limited.** A sliding window (Sec. 3.4) tracks the behavior of a core  $c_i$  if at time t is has not exceeded its budget  $wA_i^{budget}$  for at least the last w polling periods. In each period P, the reference point  $t_0$  of the budget gradient is *moved* to the current

458 start of the sliding window.

**Rate-limited.** The first time core  $c_i$  exceeds its given budget  $wA_i^{budget}$  at time t, the reference  $t_0$  of the sliding window is *frozen* at  $t_0 = t - wP$ , and the on-off controller

Al	gorithm 1: Controller implementar	tion (Sec. $3.5$ )
1 i	nput:	
2	$A_i^{budget}$	$\triangleleft$ budget, number of memory accesses
3	$v$ $\triangleleft$ hi	istory size, equal to size of sliding window
4	$\alpha_r,  \alpha_w$	$\triangleleft$ weight-factors for reads and writes
5 i	nit:	4
6	$hist[0w-1] = \alpha_r * pmc_r + \alpha_w *$	$\triangleleft \operatorname{history data}$
7	i = 0	$\triangleleft$ position in history data (0w-1)
8	$t_{lrt} = w \qquad \lhd \text{ time since last r}$	ate-limited $(0w-1)$ or (initially) not $(w)$
9	$spv_{lrt} = undef$	$\triangleleft$ set-point value at start of rate-limiting
10 l	pop:	2
11	if $t_{lrt} < w$ then	$\triangleleft$ rate-limited mode
12	$t_{lrt} = t_{lrt} + 1$	$\triangleleft$ age rate-limiting
13	$spv = spv_{lrt} + t_{lrt} * A_i^{budget}$	$\triangleleft$ spv from start of rate-limiting 4
14	else	$\triangleleft$ non rate-limited mode
15	$spv = hist[i] + w * A_i^{budget}$	$\triangleleft$ spv from start of sliding window $\overset{4}{\frown}$
16	end	4
17	$val = \alpha_r * \texttt{pmc}_r + \alpha_w * \texttt{pmc}_w$	$\triangleleft$ read PMCs and apply weighting $\overset{2}{\frown}$
18	delta = val - spv	$\triangleleft$ signed delta value, integer overflow
19	if $delta > 0$ then	$\triangleleft$ PMC above set-point value, throttle
20	$t_{lrt} = 0$	$\triangleleft$ (re-)start aging of rate-limiting
21	$spv_{lrt} = spv$	$\triangleleft$ further budgeting based on $spv$
22	$hist[i] = spv_{lrt}$	$\triangleleft$ update history with rate-limited value
23	throttle()	⊲ halt core if running
<b>24</b>	else $\triangleleft PMC$ below	w set-point value, resume or keep running
<b>25</b>	hist[i] = val	$\triangleleft$ update history with current value
26	resume()	$\triangleleft$ resume core if halted
27	end	
28	i = (i+1)  MOD  w	$\triangleleft$ select next position in history data

(Sec. 3.3) regulates  $c_i$  until its budget returns below the budget gradient rooted in  $t_0$  for at least w polling periods.

 $\begin{array}{c} 492 \\ 493 \end{array}$ 

Alg. 1 presents the resulting controller implementation, which stores in hist[] the last w values of  $A_i(t)$  and tracks in  $t_{lrt}$  (aging counter) the last time that the budget was exceeded.  $t_{lrt}$  also defines the current control mode (0..w - 1 rate-limited, w not rate-limited). While in rate-limited mode, the variable  $spv_{lrt}$  tracks the set-point value of the budget gradient.

The controller starts in not rate-limited mode and initializes the history data with current PMC values (Lines 6–9). In each iteration of the control loop, a current setpoint value spv is calculated depending on the current controller mode. In rate-limited mode, the controller ages  $t_{lrt}$  and derives spv (Lines 11–13) from the variable  $spv_{lrt}$  set at the start of rate-limiting (Line 21). Otherwise, spv is set to the history value at the start of the sliding window (Line 15). Afterwards, the controller samples the current 505 506

507 PMC value (Line 17). If the PMC value is above spv, the controller enters rate-limiting 508 mode (Lines 20–23): it sets  $t_{lrt} = 0$  to keep the controller in rate-limited mode for at 509 least the next w loops and it throttles the core. The current spv is copied into  $spv_{lrt}$ 510 and defines the base for further budgeting. spv is also stored in the history data to 511 keep the burst bounded. Once active, if rate-limited mode is entered multiple times, 512 the budget gradient established by  $spv_{lrt}$  remains constant. When PMC values drop 513 below spv, the controller resumes the core and updates the history data (Lines 24–26). 514

#### 515 **3.6 Setting Regulator's Budgets** 516



533 Fig. 5 Overshooting in relation to  $B_{sustainable}$  by a certain factor (x axis) and the resulting blocking 534 time (y axis) for different bandwidth levels (%) in a regulation at 6.25 µs. Lower bandwidth levels 535 observe higher blocking times. The maximum observed overshooting in relation to  $B_{sustainable}$  on 536 the ZCU102 is factor 8.46 (dotted vertical line), see Sec. 5.2.

537

538Under *MemPol*'s regulation strategy, the amount of time that a core  $c_i$  is throttled depends on "how-much" it overshoots its budget  $B_i$ , which is accounted for in  $\beta_i$ . 539The resulting worst-case blocking time of  $c_i$  is therefore  $2\beta_i P$ . Fig. 5 visualizes such 540blocking times as function of the overshooting factor normalized to  $B_{sustainable}$ . For 541example, if core  $c_i$  overshoots  $B_{sustainable}$  by factor 10 ( $B_{peak-core} = 10 \times B_{sustainable}$ ) 542and has an assigned budget  $B_i$  of 10% of  $B_{sustainable}$ , it will be halted for at least 543100 polling periods. With a polling period of 6.25 µs, as used in our regulation on 544the ZCU102 (see Sec. 5.2), this corresponds to  $625 \ \mu s$  blocking time. The maximum 545overshooting factor normalized to  $B_{sustainable}$  observed in our experiments was  $\beta =$ 5468.46 on the ZCU102 (see Sec. 5.2), 11.08 on the i.MX8M (see Sec. 5.3), and 6.51 on 547the S32G2 (see Sec. 5.4). 548

549 Under *MemGuard* regulation instead, the blocking time is constant and upper-550 bounded by the length of a replenishment period. In practice, though, the blocking 551 time of *MemGuard* can be even higher than *MemPol*'s, since the typical regulation 552 period of *MemGuard* is 1 ms.

## 3.7 Combined Local Per-Core and Global Regulation

The logic presented in Sec. 3.1–3.5 implements *local per-core controllers* that are independent of each other. However, the polling-based regulator can be easily extended to implement a *global controller* that uses the same regulation logic, but observes the sum of the memory accesses of all cores and the sum of all budgets. We note that, contrary to *MemGuard*-based regulation, the global controller can be implemented alongside the local one and does not require complicated interaction among cores.

alongs	side the id	Car one	e anu	ubes i	100	require	complica	ine	u mieraction	amon	g cores	•
Th	ie cont	rol	decisi	on	of	the	global		controller	$\operatorname{to}$	halt	or
run	cores	impao	cts	the	lo	$\mathbf{cal}$	per-core		controllers	as	folle	ows:
• per-	core conti	roller=	run					$\triangleright$	run			
• per-	core conti	roller=	halt $\wedge$	glob	al co	ontrolle	er=run	$\triangleright$	run			
• per-	core conti	roller=	halt /	glob	al co	ontrolle	er=halt	$\triangleright$	halt			
<u></u>	1-1-1	1	1	annida			1	1	1	. :C +1-		

The global controller overrides a per-core controller decision only if the previous bandwidth demand of all cores was below the configured budget. Additionally, the global controller updates per-core controller's  $t_0$  to t, thus forcing cores to acknowledge the actual used bandwidth and preventing penalties due to the overriding forced by the global controller. The redistribution scheme stops as soon as the bandwidth demand increases.

## 3.8 Regulator Sliding Window Size Settings

The regulation model allows for different sliding window sizes w and bandwidth settings B for the per-core and the global controller. An assignment is valid as long as  $w_{global} \leq \max_{j \in C} (w_j)$  and  $\sum_{j \in C} B_j \leq B_{global}$ . Setting per-core  $w_i$  value is particularly sensitive to the burstiness of applications

Setting per-core  $w_i$  value is particularly sensitive to the burstiness of applications executing on core  $c_i$ . Although an actual value should be derived from the temporal behavior of the regulated applications, Sec. 3.4 hints to the possible compromise of limiting the budget during a burst to  $w_i A_i^{budget}$ , and the time the regulator "forgets" previous bursts to  $w_i P$ .

On the global-controller side, one would intuitively try to set the  $w_{global}$  to a very small value. But as the global controller has no influence on the distribution of memory bursts on the cores and the decisions of the per-core controllers, a small  $w_{global}$  value would not result in a better regulation than setting  $w_{global}$  to similar values as for the per-cores controllers.

In this paper, we opted to use the same w value for all per-core and the global controller and leave an evaluation of different w trade-offs for future work.

# 4 Implementation

Before explaining the main components of *MemPol*, we briefly summarize the relevant features of the Arm architecture and the commonalities of the platforms that have been used for our implementations on the Xilinx Zynq UltraScale+ ZCU102 (Xilinx, 2024b), the NXP i.MX8M (NXP, 2024a), and the NXP S32G2 (NXP, 2024c).

594 595 596

553

566

567

568

569

570

571 572

573

574

575

576 577 578

579 580 581

582 583

584

585

586

587

588

589 590

591 592

593

597

598

# 599 4.1 SoC Architecture and CoreSight Debugging Capabilities

600 Our target platforms include four Arm Cortex-A53 application processor (AP) cores 601 and additionally one or more Arm Cortex-M or Cortex-R real-time processor (RP) 602 cores. The AP cores feature private L1 caches and a shared L2 cache (LLC) and 603 reside in the full-power domain (1 GHz speed or faster) of the SoC. The RP cores are 604 connected to the low-power domain (200-500 MHz speed) of the SoC and have access 605 to private tightly-coupled memories (TCM). A central cache-coherent interconnect 606 (e.g., Arm CCI-400) connects the low- and full-power domains and the main memory 607  $\operatorname{controller}(s)$ . 608

Arm defines a common infrastructure (*CoreSight*) for hardware debugging of its 609 cores (ARM, 2017). CoreSight specifies registers of memory-mapped debug devices on 610 a low-bandwidth APB bus that can be accessed through a *debug access port (DAP)*. 611 Additionally, the CoreSight infrastructure is accessible for on-chip debugging via the 612 low-power domains on most Arm SoCs. To debug devices connected to CoreSight, 613 the typical setup comprises per-core debug interfaces, performance counters (PMU), 614 trace interfaces, cross trigger interfaces (CTI), and a shared cross trigger matrix 615(CTM) (ARM, 2018a, 2016a). The CTI exposes core-specific input signals to halt and 616 resume a core, and an output signal to indicate that the core triggered a halting con-617 dition. The CTM connects the input and output signals from the CTIs of the cores 618 and allows halting multiple cores on a debug event in a synchronized manner. 619

The memory-mapped debug interface configures debug trigger conditions, such as 620 breakpoints and watchpoints. It also provides access to a bi-directional debug com-621munication channel register and allows the injection of instructions into the pipeline 622 once the core is halted. A debugger obtains indirect access to the core's registers by 623 injecting instructions to load or store the core's current registers from or to the debug 624 communication channel register. Being at the highest privilege level, the debugger has 625 access to all of the core's registers. Similarly, information provided by performance 626 counters can also be controlled by the memory-mapped PMU interface. Arm mentions 627 the workflows for debugging by an external hardware debugger or by a *self-hosted* 628 software debugger running on other cores (ARM, 2016a). 629

630

# $\frac{600}{631}$ 4.2 Exploiting Memory-Mapped Debug and PMU Registers

632 In the standard workflow to halt a core via the memory-mapped CTI registers, a 633 debugger triggers the *debug request* input of the core. The core eventually enters 634 *debug halt* state. Before a new request can be sent, the debugger acknowledges the 635 previous debug request, then polls the CTI to ensure that the previous request has 636 been properly de-asserted. To resume a core, a debugger must trigger a *debug restart* 637 signal via the CTI. The core automatically acknowledges this request.

638 *MemPol* mimics the behavior of a debugger and appropriately manipulates the 639 CTI debug registers to stall and restart cores. After initial programming, each halt 640 or resume request requires write transactions to the CTI's *trigger pulse* register, and 641 to the CTI's *trigger acknowledge* register for the acknowledgment of a previous debug 642 request. We discovered experimentally that polling for previous requests is not required 643 if there is a sufficient delay between the writes to the acknowledge register and the 644 trigger register to resume the core. This reduces the number of required memory transactions for a halt-resume cycle to three writes to CTI registers: trigger halt, acknowledge, and trigger resume. In any case, access to the core's debug interface is not needed, as the core's state is not to be modified. 645 646 647 648

To monitor the PMCs, the PMU register interface provides full access to all six performance counters of a core. After initialization, reading a PMC requires a single read transaction. In our experiments, accesses to a core's memory-mapped PMU registers in a tight loop from a second core show no measurable impact on the performance on the first core. Likewise, the Arm documentation mentions that cache- and memory-related PMCs do not impact a core's execution behavior (ARM, 2016a). This allows for *interference-free remote monitoring*. 659

## 4.3 MemPol Regulator

656 657 658

659

660

661

662

663

664

665

We implemented the regulator on one of the real-time cores on the specific SoCs. The regulator exposes a memory-mapped interface in the TCM of its core. Following the design of hardware registers, this interface comprises status and control registers. After booting, a main loop polls the control registers and updates status registers periodically. The interface also exposes the full internal state of the four per-core controllers and the global controller with history buffers of up to 128 entries. This allows inspecting and debugging the regulator's state from the AP cores. For tracing purposes, we used the remaining TCM as a trace buffer to record PMC values.

purposes, we used the remaining TCM as a trace buner to record PMC values.666When enabled, the regulator first programs the last two PMCs of each core (events6670x17 L2 data cache refill, 0x18 L2 data cache write-back), initializes the regulator, and668starts the control loop. In each iteration of the control loop, the regulator (1) reads669the two PMU counters of each of the four AP cores; (2) takes control decisions for670each core based on the per-core and the global controller settings; (3) halts, resumes,671or leaves the core's state unchanged; and (4) waits for the start of the next control673loop period.673

To give cores sufficient time to acknowledge a previous halt request before resum-674ing, we spread the sequence of halting/resuming a core (three memory transactions 675 with delays) as either two CTI transactions in the halting case (trigger halt + trigger 676 nothing) and two CTI transactions in the resume case (acknowledge + trigger resume). 677 If a core's state is unchanged, we perform two dummy writes to the CTI trigger regis-678 ter (trigger nothing + trigger nothing). We further interleave the CTI accesses of all 679 cores, *i.e.*, perform the first CTI transactions for  $c_0..c_3$ , then followed by the second 680 CTI transactions for  $c_0..c_3$ . This pattern and the dummy writes ensure a similar exe-681 cution time in each regulation loop and ensure that cores can fully halt (resp. resume) 682 their activities in parallel to the remaining execution of the control loop and the read-683 ing of the PMU registers (in the next loop iteration). In fact, our experiments showed 684 that, after sending the halt signal, cores do not immediately stop, but remain active 685for some time in the presence of outstanding memory transactions. In an experiment 686 on the ZCU102 where a Cortex-A53 core sends a halt signal to itself and then monitors 687 a timer to detect when it eventually halts, we observed a maximum delay of 320 ns by 688 adding read-modify-write operations (store byte) to cold cachelines before and after 689

690

691 the halt request. The core was able to emit up to 8 further read-modify-write opera-692 tions after sending the halt. This number matches the 8 outstanding linefills per core 693 documented for the L2 memory subsystem of the Cortex-A53 core complex (ARM, 694 2018a). Since all four cores can have outstanding transactions, we assume the worst-695 case halt delay to be at most 1.5 µs on the ZCU102. In our experiments, we observed 696 a delay of around 1 µs.

697 The regulator is implemented in a bare-metal C application and compiled to Arm 698 Thumb (Cortex-M) or Arm code (Cortex-R). The implementation requires between 699 4 and 8 KB code (the larger version includes formatted console output and tracing), 700 3 KB of data (controller state), and 1 KB stack. Code and data of the regulator is kept 701 in the TCM of the RP, so instruction fetches and data accesses of the regulator do 702 not cause memory interference to the APs. The regulator uses standard 32-bit integer 703 arithmetic and multiplication; no division is needed.

704 Overall, the 16 transactions to CoreSight registers—*i.e.*, eight to read PMU coun-705 ters and eight to throttle cores—dominate the execution time of the specific regulator 706 implementation on our platforms (see Sec. 5). Mapping the CoreSight registers as 707 shared device, rather than using a uncached strongly-ordered mapping, significantly 708 speeds up write operations, as regulator core does not need to wait for transactions 709to complete. This allows the writes to the CTI registers to be queued and serialized 710 by the interconnect next to the APB bus rather than the core. We place a DSB mem-711 ory barrier instruction at the end of the control loop to reduce jitter in the control loop. This ensures that any outstanding writes to CTI registers have finished before 712713starting a new round and reading from the PMU.

714

# 715 4.4 Side Effects

716 717 We have observed the following side effects when using MemPol.

Deeper CPU idle modes. Access to the CoreSight registers require that the Cortex-718719 A53 cores are online. This interferes with the power management subsystem of the Linux kernel which turns cores off in deeper power saving modes. Unfortunately, this 720 721 takes the cores' CoreSight registers offline as well. This causes any access to the core's 722 CoreSight registers to either fail with a data abort exception or get stuck. We therefore have to disable any deeper power saving modes beyond the WFI instruction to idle 723 724the cores.<sup>5</sup> We do not consider this to be a problem for real-time systems that need 725memory bandwidth regulation, as waking up from deeper power saving modes increases 726 interrupt latencies and is therefore typically disabled.

727 Freezing system timer in debug mode. Cores entering debug halt state might 728 also halt the global system timer that drive the cores' private virtual and physical 729 timer interrupts. Halting the time and related timer interrupts is a handy feature for 730 system software development when using an external hardware debugger, however this 731 feature interferes with time keeping of the cores when *MemPol* is used. Likewise, other 732 peripherals can change their behavior in debug mode as well. This behavior depends 733 on the SoC and needs to be disabled in the specific peripherals. We also do not consider 734

<sup>735</sup>  ${}^{5}E.g.$  echo 1 > /sys/devices/system/cpu/cpu0/cpuidle/state1/disable. 736

this to be a problem when using *MemPol*, as any problems with non-working timer 737 interrupts and I/O show early during testing. 738

739 External Hardware Debugging. The setup of CTI and PMU requires taking own-740ership of the debug interface by disabling software lock registers and then configuring 741the devices. This interferes with any external hardware debugger that also claims these 742 devices. We have not fully tested hardware debugging together with MemPol, but 743 using an external hardware debugger will likely interfere with the regulation. For exam-744ple, the integrated logic analyzer (ILA) for FPGA development on the ZCU102 takes 745priority when using the SoC's debugging features and disables *MemPol*'s capabilities 746to halt or resume cores.

747SoC Debugging and TrustZone. TrustZone is a feature of Arm processors that 748introduces secure and non-secure execution modes of the cores and related access bits 749 for all components in an SoC ARM (2016a). This allows to fully isolate security-750 sensitive software in the SoC, while Linux or an RTOS run in non-secure mode. To 751separate debugging of secure from non-secure components down to the hardware level, 752the Arm architecture defines an authentication interface of four signals for invasive / 753 non-invasive debugging in secure / non-secure execution state. Access to the CTI and 754PMU registers requires at least the invasive resp. non-invasive debugging of non-secure 755execution state (DBGEN, NIDEN) to be enabled. Monitoring and debugging in secure 756execution state (*TrustZone* mode) is instead enabled by SPIDEN and SPNIDEN signals. 757 We have not tested *MemPol* with TrustZone, and we do not consider regulating secure 758applications to be relevant for real-time use cases, as TrustZone introduces additional 759jitter and interference in the caches. Note that *MemGuard* faces similar challenges in 760 setting up PMU counters to monitor secure applications from a non-secure hypervisor 761or operating system. See Ning et al. (2021) for further details on the security impact 762of on-chip monitoring and debugging facilities. 763

# 5 Platform Assessment and Sustainable Bandwidth

764

765 766

767

 $\frac{768}{769}$ 

770

771

772

773

774

781

782

We now evaluate our platforms w.r.t. their sustainable bandwidth and their CoreSight register access timing to derive platform-specific settings for the *MemPol* regulation.

## 5.1 Determining the Sustainable Bandwidth

We use a dedicated benchmark to evaluate the sustainable memory bandwidth of the platforms.<sup>6</sup> Similar to the *USTRESS* benchmark (Sohal et al., 2020), the benchmark probes the memory bandwidth of the DRAM memory controller with different memory access patterns and increasing step sizes over a large memory buffer.

As the memory controller reads and writes memory in units of full cachelines, the benchmark issues various *read*, *write* and *modify* operations on cachelines. The difference between *write* and *modify* operations is that *write* operations always write to full cachelines, while *modify* operations only update a part of a cacheline, *e.g.*, by overwriting just a single byte. Arm CPUs detect full writes to cachelines and in this case suppress fetching cachelines from the memory controller (ARM, 2018a). 780

<sup>6</sup>The benchmark is available at https://gitlab.com/azuepke/bench.

783Therefore, *read* and *write* operations stress the read and write performance of the memory controller independently, while a large number of *modify* operations eventually 784 785leads to an interleaved *read/write* pattern once all cachelines in the caches become dirty, as for each modification a new cachelines is read and an older one is written 786 787 back. The interleaved *read/write* pattern additionally stresses the internal scheduling capabilities of the DRAM controller, which prioritizes reads over writes, leading to 788 worst-case scenarios. Lastly, by increasing the step size of memory accesses in power-789 790of-two steps, the benchmark probes specific bits of the physical addresses to trigger 791 the worst-case behavior of DRAM, *i.e.*, row misses in the same DRAM bank. The 792 recent work of Fernandez-De-Lecea et al. (2023) provides a comprehensive overview 793on the multicore interference effects in DRAM controllers.

794We obtain the sustainable bandwidth results by running the benchmark on Linux. 795Except for the default processes by the specific distributions, the Linux system is 796 mostly idle. No graphical user environment is running. We disabled power-saving<sup>7</sup> and configured each system to support 128 MiB of huge pages.<sup>8</sup> The benchmark is pinned 797 798 to the first CPU. We let the benchmark test different memory access patterns for 10 seconds each on a 32 MiB sized memory buffer that is mapped using 2 MiB huge 799 800 pages.<sup>9</sup>

801 Figures 6, 7, and 8 show the results of the benchmark runs on our platforms. 802 Straight lines show the observed memory bandwidth on the CPU core, while dotted 803 lines show the sum of the two PMCs relevant for bandwidth regulation (see Sec. 4.3). The benchmark performs three types of *read* operations, namely *load* using normal 804 805load instructions, ldnp using non-temporal loads, and prfm L1 using prefetches to the 806 L1 cache (PRFM PLDL1KEEP instruction). Prefetches to the L2 cache (not shown) yield 807 similar results. Prefetches achieve much read higher performance in general, as they 808 don't block the pipeline and get handled by the memory subsystem in the background. 809 Likewise, the benchmark performs three types of write operations (to full cache-810 lines), store using normal store instructions, stnp using non-temporal stores, and dczva using the data cache zero instruction. The different types of stores show similar 811 812 performance characteristics. However, the figures show that the selected PMCs 0x17 for L2 data cache refills and 0x18 for L2 data cache write-backs slightly undercount 813 814 (dotted lines) the bandwidth observed at the core.

815Lastly, the benchmark performs two types of *modify* operations by using normal 816 store (mod) and non-temporal store  $(mod \ stnp)$  instructions. As expected, figures 817 show that the PMC bandwidth is twice as high as the one at the core, since *modify* 818 comprises both *read* and *write* operations.

819 The results on all three platforms show that the achievable memory bandwidth 820 drops when the step size increments, until it plateaus at a specific minimum bandwidth 821 (the empirically obtained sustainable bandwidth). The results then slightly increase 822 again at step sizes 131072 and 262144. This is most likely a side effect of the benchmark 823 as the number of accessed cachelines shrink in each increment and cache hits become 824 more likely.

825

<sup>&</sup>lt;sup>8</sup>sysctl -w vm.nr.hugepages=64 <sup>9</sup>bench --delay 10000 --size 32 --huge --perf --cpu 0 --auto --all --csv x.csv 828



<sup>826</sup> <sup>7</sup>We set the scaling\_governor setting of all CPUs to performance.

Running multiple instances of the benchmark on each CPU in parallel confirms that 829 the memory controller is the bottleneck, rather than the CPU cores, the interconnect, 830 or the caches. 831

832 Our selection of  $\alpha_r$  and  $\alpha_w$  parameters for the regulation is guided by the differences in achievable sustainable bandwidth shown by read and write operations. For 833 example, if *writes* show a significantly lower bandwidth behavior than *reads*, we want 834 the regulator to penalize write-heavy applications over read-heavy ones, and adjust 835 the two factors inversely proportional to their bandwidth. In practice, we keep  $\alpha_r = 1$ 836 and increase  $\alpha_w > 1$  accordingly to compensate for the heavier impact of the writes. 837 This results in a simple linear model of bandwidth usage for both *reads* and *writes*. 838 Note that the factors can be set differently, e.g., to account for possible denial-of-839 service attacks on the writeback buffers in the shared cache (Bechtel and Yun, 2019), 840 although we haven't conducted further evaluations on this aspect. 841

We discuss the individual results in the following sections.

## 5.2 Xilinx Zynq UltraScale+ ZCU102

The Xilinx Zvng UltraScale+ ZCU102 (Xilinx, 2024b) is a revision 1.0 board equipped with a *zu9eq* SoC and 4 GiB DDR4 RAM. Each Cortex-A53 core has separate 32 KiB L1 caches for instruction and data. The four APs are configured in a single cluster configuration and share 1 MiB of L2 cache. Next to the APs running at 1.2 GHz, the SoC provides two Cortex-R5 RPs running at 500 MHz. Each Cortex-R5 core is equipped with 128 KiB of local memory (TCM). The SoC additionally includes a programmable logic (PL) part (an FPGA) that is not used by our experiments. We include the regulator in the BOOT.BIN file of the system and load the regulator on the first Cortex-R5 core at boot time. We further use the PetaLinux 2021.1 distribution provided by Xilinx with Linux kernel 5.4.

## 5.2.1 ZCU102 Bandwidth Assessment

The bandwidth assessment in Fig. 6 shows a peak read bandwidth of  $B_{peak-core,r} =$ 4393 MB/s (prfm L1) and a peak write bandwidth  $B_{peak-core,w} = \text{ of 8460 MB/s}$ (store). We also observe an undercounting of write operations in PMCs of about 3% (dotted lines). However, with an increment of 128 KiB, we observe a sustainable bandwidth of 1027 MB/s for reading, 985 MB/s for writing and 483 MB/s for modify. Because read and write bandwidths are within 5% difference, we assume a single sustainable memory bandwidth value of  $B_{sustainable} \approx 1000$  MB/s (954 MiB/s) for

then compute nicely to bandwidth values, e.g., 20% is 200 MB/s. 867 These results are in line with previously reported performance metrics of the same 868 platform (Schwaericke et al., 2021). We observe a slightly lower bandwidth on a second 869 ZCU102 board in our lab that is equipped with different DRAM (read 1015 MB/s, 870 write 935 MB/s, modify 478 MB/s, slow-down already at 64 KiB step size).

the ZCU as simplification and to improve readability. Then fractions of the bandwidth

871

842 843 844

845

846

847

848

849

850

851

852

853

854

855 856

857 858

859

860

861

862

863

864

865

866

- 872 873
- 874



Fig. 6 Sustainable bandwidth on Xilinx ZCU102: Assessment of memory bandwidth over 16 MiB
block with different step sizes to trigger worst-case performance behaviour in the memory subsystem. Lines represent the bandwidth observed by the core. Dotted lines track the PMCs relevant for
bandwidth regulation. Sec. 5.1 explains details.

# 895 5.2.2 ZCU102 MemPol Regulation

896 We measured the access time from both the APs and RPs to CoreSight registers. 897 On the ZCU102, we measured a mean overhead for reading resp. writing of 303 resp. 898 213 ns from the Cortex-A53 cores and of 274/216 ns from the R5 cores. While stressing 899 the memory subsystem in parallel to the tests, we observed that latencies on our 900 ZCU102 increase up to 1146/643 ns for access from the Cortex-A53 cores. This hints 901 to bottlenecks at the interconnect level between the A53 cores and the low-power 902 domain. Accessing the CoreSight registers from the R5 cores shows lower latencies, as 903the transactions take a different path and stay in the SoC's low-power domain. We 904 stressed the routers in the low-power domain by accessing I/O devices in the low-905power domain from the A53 cores in parallel, but this did not increase the latencies 906 for accesses from the R5 cores much.

907 Profiling of the *MemPol* regulation running on the first R5 core showed that the 908 execution of the control loop takes between 4.8 to 5.2 µs. Overall, we add a safety 909 margin to the observed values and set the period of the control loop to 6.25 µs to get 910 a nice factor for human readable timings.

911

#### 912 913 **5.2.3 ZCU102** Cost Model

914 In the cost model of the *MemPol* controller, the sustainable memory bandwidth of 915  $B_{sustainable} \approx 1000$  MB/s this translates to 97.656 cachelines of 64 B per 6.25 µs 916 period with weight-factors  $\alpha_r = \alpha_w = 1$  for both reading and writing, as read and 917 write performance are quite similar.<sup>10</sup>

918 -

<sup>919</sup>  $^{10}$ The implementation uses a factor of  $\alpha = 1000$  and a budget of 97656 cachelines per loop to compensate 920 any loss of precision in the decimal places.

Based on the peak bandwidth, we assume an overshooting factor  $\beta = 921$  $max(B_{peak-core,*})/B_{sustainable} = 8.46$ , or peaks of up to 826 cachelines in 6.25 µs. 922 Experiments with the benchmark from Sec. 5.1 show peak PMC values of 456 refills, 923 831 write-backs, and 831 for the sum of both counter values. 924

 $952 \\ 953$ 

# 5.3 NXP i.MX8M

The NXP i.MX8M Quad (NXP, 2024a) is evaluated on the Coral Dev Board (Phan-<br/>bell) by Google. It supports a single cluster of four Cortex-A53 cores running at<br/>1.5 GHz, 32 KiB L1 instruction and data caches each, a shared 1 MiB L2 cache, and<br/>1 GiB LPDDR4 memory. The real-time companion core is a Cortex-M4 with 256 KiB<br/>TCM which is clocked at 200 MHz on the Coral Dev Board. We load the regulator<br/>binary with the bootaux command of the U-Boot bootloader. We use the Mendel Eagle<br/>distribution with Linux kernel 4.14.98.927<br/>928<br/>929<br/>920<br/>921<br/>922<br/>923<br/>930<br/>930<br/>930<br/>930<br/>930<br/>930<br/>930<br/>930<br/>930<br/>930<br/>931<br/>932<br/>933

To prevent side effects, we have to clear the HDBG bit in the SYS\_CTR\_CONTROL\_CNTCR register to prevent the core timers to be halted when a core is halted (see Sec. 4.4). Also, the UART reacts to the debug signals and must be properly configured (NXP, 2021).

## 5.3.1 i.MX8M Bandwidth Assessment



Fig. 7 Sustainable bandwidth on NXP i.MX8M: Assessment of memory bandwidth over 16 MiB block with different step sizes to trigger worst-case performance behaviour in the memory subsystem. Lines represent the bandwidth observed by the core. Dotted lines track the PMCs relevant for bandwidth regulation. Sec. 5.1 explains details.

Fig. 7 shows the bandwidth measurements on the i.MX8M. We observe a peak962read bandwidth of  $B_{peak-core,r} = 3813$  MB/s (prfm L1) and a peak write bandwidth963 $B_{peak-core,w} = of 10235$  MB/s (store). We already see the bandwidth dropping at an964increment of 32 KiB, with 976 MB/s for reading, 911 MB/s for writing and 462 MB/s965

967 when modifying cachelines. We again use a unified sustainable memory bandwidth 968 value of  $B_{sustainable} \approx 924$  MB/s (882 MiB/s) for the i.MX8M, even if the difference 969 between reading is about 7%. Like on the ZCU102, we observe an undercounting of 970 writes in PMCs of about 3%.

971

## 972 5.3.2 i.MX8M MemPol Regulation

We measured the access time to the CoreSight registers from the Cortex-M4 core in
a tight loop while the Cortex-A53 were active. Reading a CoreSight registers takes
between 47 and 57 cycles (235 ns to 285 ns), while writing takes 51 to 60 cycles (255 ns
to 300 ns) on the M4. Activity on the A53 cores did not further increase the latencies.
We measured a worst-case of 1371 cycles (6.855 µs) for the regulation loop of the
MemPol regulator. We add a safety margin and use a 10 µs period for the control loop.

# $\frac{980}{981}$ 5.3.3 i.MX8M Cost Model

982 On the the i.MX8M, the sustainable memory bandwidth of  $B_{sustainable} \approx 924$  MB/s 983 relates to 144.375 cachelines per 10 µs period, and we set the weight-factors  $\alpha_r =$ 984  $\alpha_w = 1$  for both reading and writing.

The overshooting factor of  $\beta = max(B_{peak-core,*})/B_{sustainable} = 11.08$  is higher than on the ZCU102 due to the higher peak performance. We can expect peaks of up to 1600 cachelines in 10 µs. Our experiments show peak PMC values of 709 refills, 1599 write-backs, and 1599 for the sum of both PMCs in practice.

989

# <sup>990</sup> 5.4 NXP S32G2

The NXP S32G274 is designed for automotive purposes (NXP, 2024c). We evaluate 992 the SoC in revision 2.0 on a MicroSys S32G274AR2SBC2 evaluation board with 4 GiB 993 LPDDR4 RAM. The S32G2 provides two clusters of two Cortex-A53. This allows the 994 two cores of each cluster to run in a lock-step configuration. Each core has the usual 995 32 KiB L1 data and instruction caches. The two cluster have 512 KiB shared L2 cache 996 each. On the RP side, the S32G2 has six Cortex-M7 cores in dual lock-step, so the 997 software side sees three cores. The M7 cores have 64 KiB of TCM and also 32 KiB 998999 L1 data and instruction caches. A Network-on-a-Chip (NoC) interconnect connects all 1000 components on the SoC. The A53 cores run at 1 GHz, while the M7 cores use 400 MHz. 1001 The manual mentions that the debug APB is clocked at 50 MHz (NXP, 2023).

We run the *MemPol* regulator on the first Cortex-M7 core. The regulator code is 1003 kept in the internal SRAM at address 0x34100000, as the M7 core lacks a dedicated 1004 TCM for instructions. We configure the instruction cache to speed up execution. The 1005 regulator's data is kept in the data TCM of the M7 core. We start the Cortex-M7 1006 using the startm7 command from U-Boot. We further evaluate the S32G with Linux 1007 kernel version 5.15.73 by the CPU vendor.

1008

## 1009 5.4.1 S32G2 Bandwidth Assessment



Fig. 8 Sustainable bandwidth on NXP S32G2: Assessment of memory bandwidth over 16 MiB block with different step sizes to trigger worst-case performance behaviour in the memory subsystem. Lines represent the bandwidth observed by the core. Dotted lines track the PMCs relevant for bandwidth regulation. Sec. 5.1 explains details.

1030

 $1031 \\ 1032$ 

1033

1034

1035

1036

1037

 $\begin{array}{c} 1038\\ 1039 \end{array}$ 

 $\begin{array}{c} 1040 \\ 1041 \end{array}$ 

1042

1043

1044

1045

1046

1057

1058

(*prfm L1*) and a peak write bandwidth  $B_{peak-core,w} = \text{ of } 4420 \text{ MB/s} (store)$ , we quickly drop off to the low bandwidth plateau at a step size of 4 KiB. The then observe  $B_{sustainable,r} = 956 \text{ MiB/s}$  for reading,  $B_{sustainable,w} = 679 \text{ MiB/s}$  for writing, and 394 MiB/s when changing cachelines. This makes it hard to assign a single sustainable bandwidth value. Instead, we assign the *two* values for reading and writing as sustainable bandwidth (see Sec. 5.4.3).

## 5.4.2 S32G2 MemPol Regulation

Accessing the CoreSight registers on the S32G2 from the first main Cortex-A53 core takes 450 resp. 257 ns for reading resp. writing. The Cortex-M7 core can read registers faster at 420 ns, but writing takes the same time. The timing on the Cortex-M7 core is 420 resp. 257 ns for reading resp. writing. For the regulation loop of the *MemPol* regulator, we observed a worst-case execution time of 2987 cycles (7.468 µs) during our tests. Like on the i.MX8M, we again use a 10 µs period for *MemPol*'s control loop.

1047 The S32G2 provides an alternative mechanism to obtain the relevant performance 1048 counters. The Cortex-A53 core exports some of its internal signals that feed the 1049PMCs also on the *PMUEVENT bus*, including the ones related to L2 cache activity. 1050This allows external hardware to monitor the core from the outside without using 1051the CoreSight registers (ARM, 2018a). The S32G2 implements one PMUEVENT bus 1052observer unit for each A53 core with dedicated 8-bit wide counters for each signal on 1053the PMUEVENT bus (NXP, 2023). We measured that these counters can be read in 1054293 ns from the Cortex-M7 cores. However, we cannot reliably use these counters for 1055 regulation, as the peak memory in a regulation period would overflow the counters.<sup>11</sup> 1056

<sup>11</sup>The PMUEVENT bus observer unit is primarily intended to count cache, TLB and bus error events.

## 1059 5.4.3 S32G2 Cost Model

<sup>1060</sup> For the cost model on the S32G2, we cannot use a single metric for the sustainable <sup>1061</sup> memory bandwidth. From the measured metrics of  $B_{sustainable,r} = 956$  MiB/s for <sup>1062</sup> reading and  $B_{sustainable,w} = 679$  MiB/s for writing, we can derive different weight-<sup>1063</sup> factors of  $\alpha_r = 1$  for reading and  $\alpha_w = 1.408$  for writing to account for the differences. <sup>1065</sup> This means that the value of the PMC monitoring the L2 data cache write-back (0x18) <sup>1066</sup> gets multiplied by 1.408 by the regulator, and  $B_{sustainable} = 956$  MiB/s is reduced to <sup>1067</sup> a single value.<sup>12</sup>

However, this now inflates the overshooting of the peak write bandwidth by the factor  $\alpha_w$  as well. Our overshooting factor becomes  $\beta = \alpha_w B_{peak-core,w}/B_{sustainable} =$ 6.51, or peaks of up to 972 *weighted* or 690 *unweighted* cachelines in 10 µs. In our experiments, we observed peak raw (unweighted) PMC values of 367 for L2 cache refills and 834 for write-backs and the sum of both counter values.

1072

# $\frac{1010}{1074}$ 5.5 Further Platforms

1075 We additionally evaluated the feasibility of MemPol on further platforms.

Raspberry Pi 4. On the Raspberry Pi 4 (Raspberry Pi Ltd, 2024), we benchmarked
that the reading resp. writing of CoreSight registers from its Cortex-A72 cores takes
resp. 122 ns. We are also able to halting and resuming of cores through the debug
interface. A *MemPol* regulation would be possible on the Raspberry Pi 4 (probably
even with a fast regulation cycle of 2.5 µs as the numbers suggest), but we skipped
further evaluation of this platform as the regulation would have to run on one of the
system's four Cortex-A72 cores.

1084 **NXP LX2160A.** We run the same experiment on the NXP LX2160A (NXP, 2024b) 1085 and observe 374 resp. 366 ns for CoreSight accesses from the Cortex-A72 cores. 1086 Also, halting and resuming of cores through the CTI works as expected. We also 1087 did not further consider this platform for evaluation for the same reason as for the 1088 Raspberry Pi 4.

1089 NVIDIA Jetson AGX Orin. The same experiment to access the other cores' Core-1090 Sight registers failed on the NVIDIA Jetson AGX Orin development kit with its twelve 1091 Cortex-A78 cores (NVIDIA, 2024a). The platform additionally includes a Cortex-R5 1092 that could be used to host the regulation. Here, the firmware did not enable the 1093 platform's debug authentication signals (DBGEN, NIDEN), thus making an evaluation 1094 impossible (see Sec. 4.4).

1095

# <sup>1096</sup> 6 Evaluation

1097

1098 We perform most of the evaluation of *MemPol* on the ZCU102 platform. Here, the 1099 regulator runs bare-metal on the R5 core and is independent of the operating system 1100 on the application cores. It is loaded during system startup as part of the boot loader 1101 configuration, and it remains inactive until the benchmarks configure its parameters 1102 \_\_\_\_\_\_

<sup>1103</sup>  $^{12}$ In the implementation, we set  $\alpha_r = 1000$  and  $\alpha_w = 1408$  to prevent the need for floating-point 1104 arithmetic.

and start it. The regulator polls PMU counters every  $6.25 \ \mu s$  and using a default 1105 sliding window size w of 8 entries (50  $\mu s$ ) (see Sec. 5.2). 1106

We evaluate the details of MemPol's regulation with a set of experiments on a 1107 lightweight RTOS, which allows full control of cores activities and of the physical mem-1108 ory layout. We have implemented *MemGuard* on the RTOS for low-level comparisons 1109with MemPol. Furthermore, we perform a comparison of MemPol and MemGuard 1110 from Bechtel and Yun (2019) on Linux using the San Diego Vision Benchmark Suite 1111 (SD-VBS) (Venkata et al., 2009). In the SD-VBS, we hook into photonStartTiming() 1112and photonEndTiming() to measure execution times and to precisely coordinate the 1113start of the regulation. The plots in this section show the aggregated core's L2 cache 1114activity over time as memory accesses (number of cachelines) and as the percentage 1115of the sustainable bandwidth. Averages over t-100 µs to t+100 µs are shown as thick 1116lines.<sup>13</sup> 1117

## 6.1 Per-Core Regulation

We first present experiments of the per-core regulation based on both read and write access measurements. The test applications generate different memory access patterns. The patterns differ in the access type (loads, stores, or modifications of full cachelines) and in the stress they cause in the memory controller (worst-case accesses or linear accesses).

Fig. 3 shows a worst-case reader regulated by both *MemGuard* and *MemPol*. In both cases, we can observe the number of L2 cache refills matches the worstcase of approx. 97 cachelines per 6.25 µs. The worst-case readers use PRFM PLDL1KEEP instructions to prefetch data to the L1 cache instead of using normal loads. This removes any dependencies in the core's pipeline to wait for the loaded data. 1125

1130Focusing on *MemPol* only, Fig. 9 shows different memory access patterns changing 1131every  $250 \ \mu s$  on a core regulated at 50% of the sustainable bandwidth. Starting from 1132the left, the application first performs worst-case loads (each load causes a bank switch) 1133for 250 µs. In the subsequent ranges of 250 µs each, the test performs 2, 4, and 8 1134memory accesses to the same bank before switching bank. In the next four ranges, 1135the application repeats the same patterns, but with stores to *whole cachelines* instead 1136 of loads, thus ensuring that cachelines bypass the cache (write-through). Finally, the 1137 application does *read-modify-write* accesses to cachelines. The number of memory 1138 accesses is the same in each test, but the latencies at the memory controller differ. 1139 Fig. 9 shows three main trends. (1) Linear memory accesses are handled faster than 1140 worst-case ones. (2) As expected, higher overshooting corresponds to longer idle times. 1141(3) Buffering of write transactions causes more frequent and higher spikes than reads. 1142 We also note that a variation of the worst-case load pattern starting at 250 µs generates 1143 higher overshooting than peak accesses at 750 µs. 1144

Fig. 10 shows the behavior of MemPol in simultaneously enforcing different bandwidth levels. Here, cores  $c_0$  and  $c_1$  at 10% (20%) levels perform worst-case reads (writes—to whole cachelines), while cores  $c_2$  and  $c_3$  at 30% (40%) levels perform linear reads (writes). Overall, the cores meet their average bandwidth targets, despite 1148

1149

1118

 $\begin{array}{c} 1119\\ 1120 \end{array}$ 

1121

1122

1123

1124

 $^{13}\mathrm{A}$  moving average of 200  $\mu\mathrm{s}$  proved to be a good trade-off to show the regulation trends even in case of overshooting. 1150



1166 Fig. 9 Polling regulation at 6.25 µs of a core at 50% sustainable memory bandwidth. The core 1167 performs three series of four different memory access patterns every 250 µs: four read patterns, four 1168 write patterns, then four modify (read-write) patterns. The overall number of memory accesses is the same each time, but peak-behavior increases within a series. 200 µs averages.



1186 Fig. 10 MemPol regulates cores at different bandwidth levels:  $c_0$  worst-case reader at 10%,  $c_1$  1187 worst-case writer at 20%,  $c_2$  peak reader at 30%,  $c_3$  peak writer at 40%. Polling 6.25 µs. 50 µs sliding 1188 window size. 200 µs averages.

1190 the visible overshooting of cores  $c_2$  and  $c_3$ . Note the quite regular distance between 1191 spikes for the individual cores, and that the height of the spikes relates to the memory 1192 access pattern.

1193

1194

1195

1196



**Fig. 11** 200 µs averages of PMCs of a run of **tracking** in VGA resolution. The graphs show (a) L2 refills, (b) L2 write-backs, and (c) combined L2 refills and write-backs. *MemGuard* regulates based on (a), *MemPol* based on (c).

 $\begin{array}{c} 1217\\ 1218\end{array}$ 

 $1219 \\ 1220$ 

1221

1222

1223

1224

1225

1226

1227

1228

## 6.2 Regulation based on L2 Data Cache Refill and Write-Back

As mentioned in Sec. 2, the single monitoring dimension used by *MemGuard* may lead to memory under-utilization and may not correctly account for *e.g.*, write-heavy behaviors. By monitoring multiple dimensions *at once*, *MemPol* can instead overcome these limitations as shown in this experiment that measures the impact of L2 cache write-backs on the regulation model (Sec. 3.1). For this, we record the PMU counters for a full *unregulated* run of the tracking SD-VBS benchmark. Fig. 11 shows the sampled L2 cache refill and write-back counters. After initial preparation (up to approx. 180 ms), the benchmark starts to track objects in four consecutive images for about about 100 ms each.

1229 The bandwidth reported by the L2 cache refill counter (Fig. 11 (a)) shows that the 1230 bandwidth stays mostly below the 25% mark during the execution, with one larger 1231and four minor spikes beyond the 50% mark. This is the data that *MemGuard* uses 1232for regulation. In contrast, when also monitoring the L2 cache write-back counter, 1233Fig. 11 (b) shows that the benchmark typically consumes between 10 to 15% of the 1234bandwidth, but causes many frequent write-peaks beyond the 200% mark. Fig. 11 (c) 1235shows the combined L2 cache counters that are used by *MemPol*-regulation following 1236the cost model in Sec. 3.1. We see that the overall bandwidth demand accumulates 1237and sometimes exceeds the 250% mark. 1238

Compared to *MemGuard*, *MemPol* can precisely track the write behavior and correctly account for the previous state of the L2 cache. Instead, to correctly regulate, *MemGuard* must make pessimistic assumptions on the write behavior, or must use statistical information obtained by prior profiling (Sohal et al., 2020). 1230 1239 1240 1241 1242



1243 6.3 Impact of Sliding Window Size

1264 Fig. 12 Three runs of tracking in VGA resolution regulated at 20% sustainable memory bandwidth. 1265 The graphs detail the first write peak (Fig. 11 at around 45 ms) for different sliding window sizes of 1266 50 μs, 100 μs and 200 μs. Larger sliding window sizes allow the benchmark to reach the peak earlier, 1267 *i.e.*, at around 60 ms (200 μs) instead of 63.8 ms or 65.5 ms (50 μs).

1269 Fig. 12 compares three regulated runs of the tracking SD-VBS benchmark at 20% 1270 sustainable bandwidth with different settings for w focusing on the first write peak 1271 at around 45 ms in the unregulated run Fig. 11. In the experiment, smaller w causes 1272 larger slowdown (*i.e.*, the spikes appear later) than bigger w values. For example, 1273 at w = 8 (50 µs), the execution is slowed down for up to 5.5 ms. This shows that 1274 certain workloads are *sensitive* to the sliding window size and require profiling to 1275 find acceptable settings. Obviously, for small sliding windows the regulation is less 1276 tolerant to periodically repeating spikes, as the margins to compensate for the spikes 1277 in non-memory-intensive phases reduce.

1278

<sup>1279</sup> 6.4 Redistribution of Memory Bandwidth by Global Regulator

1281 Fig. 13 and 14 show the redistribution of unused memory bandwidth of *MemPol*'s 1282 global regulator. Here, core  $c_0$  (regulated at 50%) alternates between memory access 1283 and idle phases, while core  $c_1$  (regulated at 25%) always performs memory accesses. 1284 When the global regulation is disabled (Fig. 13), the overall bandwidth drops to 25% 1285 when  $c_0$  is idle. Instead, when the global regulation is enabled (Fig. 14),  $c_1$  is allowed to 1286 use any remaining bandwidth up to the global configured limit of 75%. In both cases, 1287 we can observe a slight overshooting of the average global bandwidth when  $c_0$  returns 1288 from being idle, as the local regulator for  $c_0$  lets the core consume the bandwidth up

28



 $\begin{array}{c} 1301 \\ 1302 \end{array}$ 

 $\begin{array}{c} 1308\\ 1309 \end{array}$ 

 $\begin{array}{c} 1311\\ 1312 \end{array}$ 

**Fig. 13** MemPol bandwidth redistribution: global regulation disabled. Core  $c_0$  is regulated at 50% bandwidth and alternates memory access and idle phases every 750 µs. Core  $c_1$  is regulated at 25% bandwidth and accesses memory all the time. Both cores perform worst-case reading. The global regulator is disabled and unused bandwidth is not redistributed. Polling at 6.25 µs. 50 µs sliding window size. 200 µs averages.

to its budget. The global regulator cannot prevent this, as it can only override the *halt* decision of the local per-core regulator as described in Sec. 3.7.

# 6.5 Comparing Regulation of MemPol and MemGuard

We compare the regulation of MemPol and MemGuard using SD-VBS. We leverage the framework in Nicolella et al. (2022) to run automated tests to measure the execution time of all benchmarks under regulation and co-scheduled with other benchmarks, and we compare the results to unregulated executions in isolation. After several initial runs, we observed that disparity, mser, sift, stitch, and tracking provide the most noteworthy result for this experiment. We use sliding window sizes of 50 µs, 100 µs, and 200  $\mu$ s for *MemPol*, and compare them to replenishment periods of 50  $\mu$ s, 100  $\mu$ s,  $200 \ \mu s$ , and  $1 \ m s$  for *MemGuard*.

In our first set of experiments (Fig. 15), we evaluate the regulated benchmarks at 20%, 30%, and 40% of the sustainable bandwidth, which are typical settings for one core in a four core setup. For comparable results between MemPol and MemGuard, we constraint *MemPol* to use only the L2 cache refill counter instead of the more pre-cise combined model (Sec. 6.2). Also, MemPol's global regulation is disabled. We run the benchmarks in isolation (first horizontal group in Fig. 15) and together with *Isol*-Bench on another core (60% bandwidth) or on three other cores  $(3 \times 20\%$  bandwidth), and we measure the slowdown ratio. As expected, overheads in execution time com-pared to the unregulated baseline increase for smaller regulation periods and lower bandwidths. In both MemPol and MemGuard setups, mser is the most affected one by the parallel execution with *IsolBench*, while, in general, the number of co-runners has no significant impact on the regulation. Overall, even when using only the L2 cache 



Fig. 14 MemPol bandwidth redistribution: global regulation enabled. Core  $c_0$  is regulated at 50% bandwidth and alternates memory access and idle phases every 750 µs. Core  $c_1$  is regulated at 25% bandwidth and accesses memory all the time. Both cores perform worst-case reading. The global 1353 regulator is enabled and redistributes unused bandwidth from  $c_0$  to  $c_1$  while  $c_0$  is idle, but keeps the 1354 overall bandwidth at 75%, which the sum of both cores' configured bandwidth. Polling at 6.25 µs. 1355

1357 refill counter, *MemPol* regulates comparably to *MemGuard*, with *MemGuard* showing 1358 higher overheads at smaller regulation periods due to the increased interrupt load. 1359

1009

1360  $\,$  Table 1 SD-VBS read and write memory bandwidth settings for MemGuard

1361										
1362		average	L2 PMCs per	run	200 1	MB/s	$300 \ \mathrm{MB/s}$		$400 \ \mathrm{MB/s}$	
1363	Benchmark	refills	write-backs	ratio	read	write	read	write	read	write
1364	disparity	11557693	7454823	1.550	121.6	78.4	182.4	117.6	243.2	156.8
1365	mser	1697628	528748	3.211	152.5	47.5	228.8	71.2	305.0	95.0
1366	sift	4447803	3771100	1.179	108.2	91.8	162.4	137.6	216.5	183.5
1367	stitch	870178	871010	0.999	100.0	100.0	149.9	150.1	199.9	200.1
1368	tracking	2238342	2318700	0.965	98.2	101.8	147.4	152.6	196.5	203.5
1900										

1369

1370In our second set of experiments we compare MemPol to MemGuard with write 1371regulation enabled. To setup MemGuard bandwidth levels for its write regulation cor-1372rectly, we first measured the ratio of L2 refills and L2 write-backs for each SD-VBS 1373benchmark in isolation. We ran each benchmark for 50 iterations in VGA resolution 1374and obtained the L2 refill and write-back PMCs before and after the runs. Table 1 1375shows that the benchmarks fluctuate between 3.2:1 (mser) and 1:1.04 (disparity) in 1376their read:write ratio. With these insights, we calculate benchmark-specific read and 1377 write bandwidth settings for MemGuard. Table 1 shows the bandwidth values for a 1378target bandwidth of 20%, 30% and 40% of the sustainable bandwidth. For MemPol, we 1379simply configure the combined bandwidth value (Sec. 6.2). MemPol's global regulation 1380

30



Fig. 15 Slowdown ratio in execution time of SD-VBS regulated at 20%, 30% or 40% sustainable 1392bandwidth with read regulation compared to unregulated execution (slowdown ratio 1.0) as baseline. 1393 The slowdown is caused by memory bandwidth regulation (MemPol, MemGuard) and by implemen-1394 tation overheads (interrupt handling in MemGuard, see Sec. 2.1). The colored bars represent the 1395relative mean overhead of 10 runs. The small vertical black lines on top of the bars show min/max. The benchmarks run alone or in parallel with IsolBench on one or three other cores. We evaluate 1396 MemPol and MemGuard at different sliding window sizes / regulation periods. MemPol regulates 1397 using L2 cache refill counters only, like MemGuard. MemPol's global regulation is turned off. 1398



Fig. 16 Slowdown ratio in execution time of SD-VBS regulated at 20%, 30% or 40% sustainable 1407 bandwidth with read/write regulation compared to unregulated execution (slowdown ratio 1.0) as baseline. The slowdown is caused by memory bandwidth regulation (MemPol, MemGuard) and by 1409implementation overheads (interrupt handling in MemGuard, see Sec. 2.1). The colored bars represent the relative mean overhead of 10 runs. The small vertical black lines on top of the bars show min/max. 1410 The benchmarks run in isolation, like in the first row in Fig. 15. We evaluate MemPol and MemGuard 1411 at different sliding window sizes / regulation periods. MemPol regulates using both L2 cache refill 1412and write-back counters, while MemGuard uses the bandwidth settings in Table 1. MemPol's global regulation is turned off.

1408

1415is again disabled. Fig. 16 shows the comparison between MemPol and MemGuard for a 1416run of each benchmark at the given bandwidth levels on the first core of an otherwise 1417 idle system. Compared to the similar run using just read-regulation in the top hori-1418zontal group in Fig. 15, the read-write-based regulation causes a higher slowdown for 1419tracking, as the regulation has now to account for the write-spikes shown in Fig. 11. 1420This affects both *MemPol* and *MemGuard*. disparity and mser follow this trend, but are less affected. We can also observe that the selected approach of using the ratio 14211422between L2 refill and write-back PMCs to derive the regulation parameters for Mem-1423Guard does not lead to similar outcomes as for MemPol. Especially disparity, mser 1424and tracking show higher overheads for *MemGuard* beyond what the read regulation 1425in Fig. 15 shows. This is because the ratio is not homogeneous during the execution of 1426







1444 Fig. 17 Slowdown ratio in execution time of SD-VBS regulated at 20% and 30% sustainable band-1445 width compared to unregulated execution (slowdown ratio 1.0) as baseline. The slowdown is caused 1446 by memory bandwidth regulation (*MemPol*, *MemGuard*) and by implementation overheads (inter-1447 rupt handling in *MemGuard*, see Sec. 2.1). The colored bars represent the relative mean overhead of 10 runs. The small vertical black lines on top of the bars show min/max. The benchmarks run in 1448 parallel with another instance of a benchmark with the same bandwidth settings on a second core. 1449 We evaluate *MemPol* and *MemGuard* at different sliding window sizes / regulation periods. We also 1450 include results with *MemPol*'s global regulation enabled at 40% resp. 60% global bandwidth. *Mem*-1451 *Pol* regulates using L2 cache refill counters only, like *MemGuard*.

1453 In our third set of experiments (Fig. 17), we evaluate the benchmarks executing in 1454 parallel on two cores with an equal regulation of 20% and 30% (Fig. 15 shows that 20% 1455 and 30% are the most interesting bandwidth settings). Here we also enable *MemPol*'s 1456 global regulation<sup>14</sup> and use 40% resp. 60% for the global bandwidth. Similarly to 1457 Fig. 15, for a fair comparison, we restrict *MemPol* to only use the L2 cache refill 1458 counter for regulation. From the benchmarks, we select disparity, sift, and tracking 1459 as co-runners, as they run for a longer time. Similarly to Fig. 15, the regulation never 1461 causes higher overheads, but its benefits are strongly dependent on the benchmark 1462 combinations (disparity and mser benefit the most). Interestingly, *MemPol*'s global 1463 regulation helps disparity when run in parallel to tracking, but not vice versa (bottom 1464 left vs. top right), because tracking is compute-bound (see Fig. 12 (a)), but disparity 1465 is memory-bound.

1466

# <sup>1467</sup>/<sub>1468</sub> **6.6 Discussion**

1469 The evaluation section has shown the potential of the fine-grained regulation, flexibil-1470 ity, and low-overheads enabled by MemPol. Additionally, even when considering only

1471

<sup>1472 &</sup>lt;sup>14</sup>It does not make sense to evaluate bandwidth redistribution with memory hogs like *IsolBench*.

one regulation dimension, MemPol achieves comparable or better results than Mem-1473Guard. While MemGuard shows no control delays and halts cores when they reach or 1474 exceed their bandwidth limits, *MemPol*'s behavior is driven by both the polling fre-1475quency in its control loop and delays in halting via the debug interface. This leads to 1476overshooting, which is amplified by the difference between sustainable bandwidth tar-1477gets (needed by regulation in real-time systems), and the peak bandwidth the memory 1478 controller can deliver in best-case conditions. On the other hand, MemPol can con-1479sider a wider range of metrics for regulation (compared to just a single PMU counter in 1480MemGuard's case) and enables microsecond-scale regulation that also help to mitigate 1481the side effects of overshooting and to bound blocking times of the cores. 1482

Although *MemPol* is a good starting point for novel regulation schemes based on 1483polling, our investigation have shown that non-polling-based regulators (e.g., Mem-1484*Guard*) would benefit from a smarter PMU architectures that allow aggregating the 1485 sum of multiple PMU counters for regulation. However, such an improved PMU would 1486still be limited, as it does not include data of other IP blocks such as the memory 1487controller. Using polling, Saeed et al. (2022) shows that the aggregation of data from 1488 multiple sources is *necessary* to reduce the heavy pessimism in memory regulation 1489caused by the spread in real bandwidth behavior. In any case, it would be beneficial 1490for all types of regulators if hardware vendors provide PMU counters with fast access 1491for outside agents at any level in the memory hierarchy and disclose information on 1492how to use them. 1493

With MemPol, we show a regulation that uses multiple PMU counters (read and 1494 write regulation) and even considers combined results of all cores for its global regula-14951496tion. Furthermore, instead of relying on the pessimistic sustainable bandwidth metric, 1497 MemPol's bandwidth redistribution of the global regulation can easily be extended to 1498sample utilization of the memory controller if available on the platform (e.q., Saeedet al. (2022)). Note that *MemGuard* also supports bandwidth redistribution, but its 1499bandwidth reclaiming mechanism redistributes future budgets that it predicts will 1500remain unused based on the history of per-core memory consumption. The approach 1501offers no guarantees that a donating core can reclaim its budget when needed (Yun 1502et al., 2016). Compared to *MemGuard* with typical regulation periods of 1 ms, the 150350 µs setting for MemPol may lead to a pessimistic control behavior for programs with 1504memory-intensive phases that exceed the configured budgets. On the other hand, a 1505low setting for w reduces the window for temporal interference with other bus mas-15061507 ters. This is a trade-off that must be considered in the overall design, and requires 1508profiling of the regulated applications.

We currently implement MemPol in software on one of the smaller real-time cores. 1509 However, the implementation is simple enough to be realized in hardware or in an 1510 FPGA. Compared to less flexible regulation approaches, (*e.g.*, Arm CCI-400 (ARM, 1511 2016b), which uses counters to bound bursts), MemPol requires storage for the execution history in the last w polling periods. In order to implement regulation at OS 1513 task level, window sizes and budgets on each core should change dynamically. The current implementation of the regulator supports such dynamism by considering budget 1515

1516

1517

1518

1519 updates in the next cycle of the control loop. However, penalties due to overshoot-1520 ing in previous cycles cannot be eliminated. In this work, we have not evaluated the 1521 impact of dynamically changing the sliding window size w at run-time.

1522 Currently, *MemPol* throttles cores via debug interfaces. Arm documents the 1523 approach as a valid solution for self-hosted debugging in the A53 and A72 manuals 1524 (ARM, 2018a, 2016c). In our experiments, we did not observe any problems with, *e.g.*, 1525 atomic synchronization or idle management of the cores. However, it is worth noting 1526 that debug interfaces and performance counters, in general, seem to be second class 1527 citizens *w.r.t.* safety features. For instance, the debug APB interface to CoreSight reg-1528 isters lacks ECC on the R5 cores (ARM, 2011), and PMCs are underspecified and 1529 may exhibit inaccuracies (Mezzetti et al., 2018), as evidenced by the slight under-1530 counting in Sec. 5.1, or even presents bugs (ARM, 2019). Two related questions are 1531 whether the right combination of PMU counters will be available on newer Arm core 1532 generations, considering that Arm introduces an L3 cache as LLC from the Cortex-1533 A75 onwards (ARM, 2018b), and if the access to the PMCs via the relatively slow 1534 CoreSight interface scales beyond a handful of cores. We defer the evaluation of both 1535 questions to future work.

1536Another limitation is that the debug interfaces provide no simple way for operating 1537 systems to disable throttling in critical sections. An alternative to the debug interface 1538 to throttle cores would be using regulation interrupts and poll—from a light-weight 1539 interrupt handler—the end of the throttling phase in a status register of the regulator. 1540 Another possibility is to combine both mechanisms, e.g., use the debug interface to 1541 throttle cores for short blocking times and raise interrupts if longer blocking times 1542 are expected. This would allow an OS to handle interrupts during longer throttling 1543 phases, as incoming interrupts are queued in the interrupt controller when a core is 1544 halted in debug state and delivered when the core is released again. On Arm, the 1545 often unused FIQ interrupt would be a good candidate for interrupt-based throttling. 1546 While the ZCU102 platform provides means to send interrupts to the application 1547 cores from the R5 cores, we did not further evaluate this approach, as even a fast 1548 interrupt handler requires support from the operating system and causes memory 1549 accesses during execution. We leave as future work the evaluation of interrupt-based 1550 throttling and the fine-grained regulation at OS task-level. Finally, note that the lack 1551 of control mechanisms for an OS to disable throttling during critical sections and the 1552 inability to handle OS-level interrupts during throttling are shared by all MemGuard 1553 implementations at hypervisor level that we are aware of.

1554

# <sup>1555</sup> 7 Related Work

1556

1557 The problem of regulating memory interference on complex MPSoC platforms has 1558 received considerable attention and several software and hardware approaches have 1559 been proposed. While software-based approaches to memory regulation benefit from 1560 greater flexibility and are widely applicable to existing commercial-off-the-shelf 1561 (COTS) platforms, hardware-based approaches are capable of higher control resolu-1562 tion and—given their vantage point view of the system—can precisely monitor and 1563 regulate memory traffic.

1564

On the software side, the initial work on PMC-based regulation (MemGuard) (Yun 1565et al., 2013; Yun et al., 2016) has been followed by multiple studies (Modica et al., 2018; 1566Dagieu et al., 2016; Martins et al., 2020), including implementations of MemGuard 1567 also at the hypervisor level to prevent modifications in the host OS, thus allowing 1568for improved applicability. Notably, Bechtel and Yun (2019) extended the MemGuard 1569implementation for Linux<sup>15</sup> to support separate regulation on read (cache-refills) or 1570write (write backs) memory traffic for each core. The work of Bechtel and Yun (2023) 1571also extends *MemGuard* to regulate LLC bandwidth offering protection against Cache 1572Bank-Aware Denial-of-Service Attacks. 1573

Performance counters can only provide an approximation of the load effectively 1574generated on the interconnect and on the DRAM memory controller and the dis-1575crepancies between memory traffic generated by the CPUs and the utilization of the 1576memory DRAM controller have been outlined by Sohal et al. (2020) and Saeed et al. 1577(2022). In these works, actual memory utilization is determined via performance coun-1578 ters exposed by the memory-controller. Unfortunately, the internals of the memory 1579controllers are rarely made available by hardware vendors (Rehm et al., 2021), and 1580only a limited subset of MPSoCs (mostly from NXP, e.g., (NXP, 2024c)) exposes some 15811582PMCs for the memory controller.

The work by Saeed et al. (2022) shares similarities with ours as the memory utilization is periodically *sampled*. Nonetheless, standard *MemGuard*'s interrupts—and associated overheads—are used to regulate cores and to trigger the sampling. The approach proposed by Saeed et al. (2023) also periodically samples PMCs to build distribution-driven memory regulation. 1587

In addition to PMCs, modern MPSoCs provide other QoS or monitoring fea-1588 tures (e.g., (ARM, 2014)). The work by Garcia-Esteban et al. (2023) have provided 1589an in-depth analysis of ZCU102 QoS features and the works of Sohal et al. (2020); 1590Serrano-Cases et al. (2021); Houdek et al. (2017); Zini et al. (2022) and Garcia-Esteban 1591et al. (2023) have exploited such primitives to implement bandwidth regulation. 1592Although effective, integrated platform monitors and regulators, e.g., ARM (2016b), 1593only offer a pre-defined set of regulation possibilities, and—since they monitor at 1594the platform interconnect level—make it complex to attribute monitored traffic 1595to specific cores (Sohal et al., 2020). In parallel to PMC-based regulation, other 1596approaches (Agrawal et al., 2017; Flodin et al., 2014) base their regulation strategy 1597on worst-case memory budget *estimations* derived with offline analysis of statically 15981599known workloads.

1600 On the hardware side, to enable higher monitoring resolution, the works of Zhou and Wentzlaff (2016) and Farshchi et al. (2020) develop custom hardware compo-1601 nents to implement bandwidth regulation directly at hardware level, while Cardona 1602et al. (2019) implements an FPGA module to monitor and regulate different types 1603 1604of requests simultaneously. This proposal was also deployed on a prototype RISC-V design (Wessman et al., 2021). Adaptations for the memory controller have been 1605proposed by Mirosanlou et al. (2020); Hassan et al. (2017); Valsan and Yun (2015); 1606Akesson et al. (2007) and Fernandez-De-Lecea et al. (2023) to reduce the worst-case 1607 latency of memory requests under multicore contention. Time Division Multiplexing 16081609

35

<sup>15</sup>https://github.com/mbechtel2/memguard.

1611 hardware implementations have also been proposed by Hebbache et al. (2018); Jun 1612 et al. (2007); Li et al. (2016) and Kostrzewa et al. (2016) to improve predictability 1613 of the memory interconnect level. On MPSoCs (*e.g.*, (Xilinx, 2024b)) that feature 1614 an on-chip programmable logic, Hoornaert et al. (2021) proposed an architecture to 1615 schedule individual memory transactions by redirecting CPU memory traffic through 1616 the FPGA, while an FPGA-based closed-loop controller is proposed by Freitag and 1617 Uhrig (2018).

1618 Architecture-level features such as Arm's MPAM (ARM, 2022a) or Intel's 1619 RDT (Intel, 2024) aim to deliver improved (QoS) control over the memory subsys-1620 tem. Real-time characteristics of RDT are analyzed by Sohal et al. (2022) and a 1621 theoretical analysis of MPAM characteristics is presented by Zini et al. (2023). Unfor-1622 tunately, the availability of such architectural-level features on current systems is still 1623 very limited. Furthermore, in the case of Arm MPAM, all its control interfaces are 1624 defined as optional and it is therefore unclear, which controls will be available in actual 1625 implementations.

1626 In addition to bandwidth regulation, cache partitioning techniques (Mancuso et al., 1627 2013; Xilinx, 2020; Kloda et al., 2019) and bank-level partitioning (Yun et al., 2014) 1628 have been also successfully used to mitigate core-interference at cache and DRAM 1629 level respectively. Notably, hardware support for cache partitioning is offered on recent 1630 MPSoC such as NVIDIA's Jetson AGX Orin (NVIDIA, 2024a) as part of Arm's 1631 DynamIQ (ARM, 2022b).

1632 An empirical characterization of memory interference for different NVIDIA-1633 based boards is presented by Capodieci et al. (2020) and Cavicchioli et al. (2017), 1634 while Brilli et al. (2022) investigates memory interference for FPGA-based heteroge-1635 neous MPSoCs.

1636

# <sup>1637</sup><sub>1690</sub> 8 Conclusion

1638

1639 We presented *MemPol*, a novel approach for bandwidth regulation of application cores 1640 in today's MPSoCs. *MemPol* enables low-overhead regulation by polling PMU coun-1641 ters from an external processing unit—such as the R5 core on the Xilinx UltraScale+ 1642 ZCU102, the M4 core on the NXP i.MX8M or the M7 core on the NXP S32G2— 1643 throttles cores using on-chip debug facilities, and uses an on-off controller design with 1644 a sliding window technique to control burstiness. *MemPol* can regulate based on the 1645 simultaneous contribution of multiple PMU counters and provides a combination of 1646 per-core regulation and global regulation of all cores that allows redistributing unused 1647 bandwidth between cores, while keeping the overall memory bandwidth below a given 1648 global threshold.

1649 Compared to state-of-the-art PMC-based regulations (*e.g.*, *MemGuard*), *MemPol*: 1650 (1) has a more accurate cost model that considers multiple PMU counter for regula-1651 tion, (2) does not generate timer or PMU interrupt overheads for application cores, 1652 and (3) employs a fine-grained microsecond-scale bandwidth regulation allows bet-1653 ter cooperation with hardware-based QoS schemes, *e.g.*, in the Arm CCI-400 (ARM, 1654 2016b), and prevents starvation of other bus-masters. 1655

1656

The shown implementation focuses on per-core regulation, similar to MemGuard1657implementations found in hypervisors, but can be extended towards regulation at task1658level as well by including interrupt-based notification to the OS to enforce throttling.1659We leave an implementation of this for future work.1660

The presented regulation mechanism is challenging in multiple ways. An on-off-1661based controller design has to cope with overshooting of memory budgets, delays in1662the control paths, and unknown behaviors of applications' memory access patterns at1663a microsecond scale. However, we see this work as a starting point for further research1664in regulation mechanisms from outside the cores.1665

Acknowledgments. The material presented in this paper is based upon work supported by the National Science Foundation (NSF) under grant number CCF-2008799 and CNS-2238476. Any opinions, findings, and conclusions or recommendations expressed in this publication are those of the authors and do not necessarily reflect the views of the NSF.

Marco Caccamo was supported by an Alexander von Humboldt Professorship endowed by the German Federal Ministry of Education and Research.

# References

 $1673 \\ 1674 \\ 1675$ 

 $\begin{array}{c} 1682\\ 1683 \end{array}$ 

1684

1685

1686

 $\begin{array}{c} 1687\\ 1688 \end{array}$ 

1689

1666

1667

1668

1669

1670

1671

1672

- Agrawal, A., Fohler, G., Freitag, J., Nowotsch, J., Uhrig, S., Paulitsch, M.: Contention-Aware Dynamic Memory Bandwidth Isolation with Predictability in COTS Multicores: An Avionics Case Study. In: Bertogna, M. (ed.) 29th Euromicro Conference on Real-Time Systems (ECRTS 2017). Leibniz International Proceedings in Informatics (LIPIcs), vol. 76, pp. 2–1222. Schloss Dagstuhl–Leibniz-Zentrum fuer Informatik, 1676
- Akesson, B., Goossens, K., Ringhofer, M.: Predator: A predictable SDRAM memory controller. In: 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp. 251–256 (2007). https://doi.org/10.1145/1289816.1289877

Dagstuhl, Germany (2017). https://doi.org/10.4230/LIPIcs.ECRTS.2017.2

ARM: Cortex-R5 Technical Reference Manual r1p2. Accessed: 2024-01-01 (2011). https://developer.arm.com/docs/ddi0460/d/

-								
ARM:	Quality	of	Service	in	ARM	Systems:	An	Overview.
Acces	sed:	2024-0	01-01	(20)	14).	https://co	mmuni	ty.arm.com/
arm-c	ommunity-	blogs/b	/soc-desig	n-and-	simulatio	n-blog/posts/	/	
$\operatorname{qualit}$	y-of-service	⊢in-arn	n-systems-a	an-ove	rview			
ADM. A		-+ T	) - f	1	£ A	Cl		<u>1</u> , <u>909</u> 4
ARM: A	(2016) htt	cture R	Leierence M	lanual	Ior A-pro	$\frac{110}{0.487}$	ire. Acc	cessed: 2024-
01-01	(2010). 1100	ps.//ue	veloper.ari	n.com	/ uocs/ uu	0401/ak/		
ARM: A	ARM CoreL	ink Qo	S-400 Net	work I	interconne	ect Advanced	Qualit	y of Service
r1p0.	Accessed: 2	024-01-	-01 (2016).	https:	//develop	per.arm.com/	docs/ds	su0026/f/

1703 ARM: Arm Cortex-A72 MPCore Processor Technical Reference Manual r0p3. 1704Accessed: 2024-01-01 (2016). https://developer.arm.com/docs/100095/0003/ 17051706 ARM: Arm CoreSight Architecture Specification. Accessed: 2024-01-01 (2017). https: //developer.arm.com/docs/ihi0029/e/ 1707 1708 1709 ARM: Arm Cortex-A53 MPCore Processor Technical Reference Manual r0p4. Accessed: 2024-01-01 (2018). https://developer.arm.com/docs/ddi0500/j/ 17101711 ARM: Arm Cortex-A75 Core Processor Technical Reference Manual r3p1. Accessed: 17122024-01-01 (2018). https://developer.arm.com/docs/100403/0301/ 17131714ARM: Arm Cortex-A53 MPCore Software Developers Errata Notice r0. Accessed: 17152024-01-01 (2019). https://developer.arm.com/docs/epm048406/2100/ 1716 1717 ARM: Arm Architecture Reference Manual Supplement. Memory System Resource 1718 Partitioning and Monitoring (MPAM) for Armv8-A. Accessed: 2024-01-01 (2022). 1719 https://developer.arm.com/docs/ddi0598/db/ 17201721 ARM: Arm DynamIQ Shared Unit-AE Technical Reference Manual Revision. 1722Accessed: 2024-01-01 (2022). https://developer.arm.com/docs/101322/0102/ 17231724 Brilli, G., Capotondi, A., Burgio, P., Marongiu, A.: Understanding and mitigating memory interference in fpga-based hesocs. In: 2022 Design, Automation and Test 1725in Europe Conference and Exhibition (DATE), pp. 1335–1340 (2022). https://doi. 1726org/10.23919/DATE54114.2022.9774768 1727 1728Bechtel, M., Yun, H.: Denial-of-Service Attacks on Shared Cache in Multicore: Analysis 1729and Prevention. In: 2019 IEEE Real-Time and Embedded Technology and Appli-1730cations Symposium (RTAS), pp. 357–367 (2019). https://doi.org/10.1109/RTAS. 17312019.00037 17321733Bechtel, M.G., Yun, H.: Cache bank-aware denial-of-service attacks on multicore ARM 1734processors. In: 29th IEEE Real-Time and Embedded Technology and Applications 1735Symposium, RTAS 2023, San Antonio, TX, USA, May 9-12, 2023, pp. 198-208 1736(2023). https://doi.org/10.1109/RTAS58335.2023.00023 1737 1738Cavicchioli, R., Capodieci, N., Bertogna, M.: Memory interference characteriza-1739tion between CPU cores and integrated GPUs in mixed-criticality platforms. In: 17402017 22nd IEEE International Conference on Emerging Technologies and Fac-1741tory Automation (ETFA), pp. 1–10 (2017). https://doi.org/10.1109/ETFA.2017. 17428247615 17431744 Capodieci, N., Cavicchioli, R., Olmedo, I.S., Solieri, M., Bertogna, M.: Contending 1745memory in heterogeneous SoCs: Evolution in NVIDIA Tegra embedded platforms. 1746In: 2020 IEEE 26th International Conference on Embedded and Real-Time Com-1747puting Systems and Applications (RTCSA), pp. 1–10 (2020). https://doi.org/10.

1748

1109/RTCSA50079.2020.9203722

- Cardona, J., Hernández, C., Abella, J., Cazorla, F.J.: Maximum-contention control unit (MCCU): resource access count and contention time enforcement. In: Teich, J., Fummi, F. (eds.) Design, Automation & Test in Europe Conference & Exhibition, DATE 2019, Florence, Italy, March 25-29, 2019, pp. 710–715 (2019). https://doi. org/10.23919/DATE.2019.8715155
- Dagieu, N., Spyridakis, A., Raho, D.: Memguard: A memory bandwith management in mixed criticality virtualized systems memguard KVM scheduling. In: 10th Int. Conf. on Mobile Ubiquitous Comput., Syst., Services and Technologies (UBICOMM), pp. 21–27 (2016). https://www.thinkmind.org/index.php?view=article&articleid= ubicomm\_2016\_1\_40\_10072
- Fernandez-De-Lecea, A., Hassan, M., Mezzetti, E., Abella, J., Cazorla, F.J.: Improving Timing-Related Guarantees for Main Memory in Multicore Critical Embedded Systems. In: 2023 IEEE Real-Time Systems Symposium (RTSS), pp. 265–278 (2023). https://doi.org/10.1109/RTSS59052.2023.00031
- Farshchi, F., Huang, Q., Yun, H.: BRU: Bandwidth Regulation Unit for Real-Time Multicore Processors. In: 2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), pp. 364–375 (2020). https://doi.org/10.1109/ RTAS48715.2020.00011
- Flodin, J., Lampka, K., Yi, W.: Dynamic budgeting for settling DRAM contention of co-running hard and soft real-time tasks. In: Proceedings of the 9th IEEE International Symposium on Industrial Embedded Systems (SIES 2014), pp. 151–159 (2014). https://doi.org/10.1109/SIES.2014.6871199
  1772 1773 1774 1775 1776
- Freitag, J., Uhrig, S.: Closed Loop Controller for Multicore Real-Time Systems. In: 1777
  Berekovic, M., Buchty, R., Hamann, H., Koch, D., Pionteck, T. (eds.) Architecture of Computing Systems ARCS 2018, pp. 45–56. Springer, Cham (2018). https://doi.org/10.1007/978-3-319-77610-1\_4
  1779
- Garcia-Esteban, S., Serrano-Cases, A., Abella, J., Mezzetti, E., Cazorla, F.J.: Quasi1781Isolation QoS Setups to Control MPSoC Contention in Integrated Software Archi-<br/>tectures. In: Papadopoulos, A.V. (ed.) 35th Euromicro Conference on Real-Time<br/>Systems (ECRTS 2023). Leibniz International Proceedings in Informatics (LIPIcs),<br/>vol. 262, pp. 5–1525. Schloss Dagstuhl Leibniz-Zentrum für Informatik, Dagstuhl,<br/>Germany (2023). https://doi.org/10.4230/LIPIcs.ECRTS.2023.51781<br/>1782<br/>1783<br/>1784<br/>1785
- Hamann, A., Dasari, D., Kramer, S., Pressler, M., Wurst, F., Ziegenbein, D.: Waters industrial challenge 2017. In: 2017 Workshop on Analysis Tools and Methodologies for Embedded and Real-time Systems (WATERS) (2017). https://waters2017.inria.
  fr/challenge/
  - 1793

1749

1756

1757

1758

1759

1760

 $1761 \\ 1762$ 

1763

1764

1765

 $1766 \\ 1767$ 

1768

1769

1770

1771

1794

1795 Hebbache, F., Jan, M., Brandner, F., Pautet, L.: Shedding the Shackles of Time-1796Division Multiplexing. In: 2018 IEEE Real-Time Systems Symposium (RTSS), pp. 1797 456-468 (2018). https://doi.org/10.1109/RTSS.2018.00059 17981799 Hassan, M., Patel, H., Pellizzoni, R.: PMC: A Requirement-Aware DRAM Controller for Multicore Mixed Criticality Systems. ACM Trans. Embed. Comput. Syst. 16(4) 1800 (2017) https://doi.org/10.1145/3019611 1801 1802 Hoornaert, D., Roozkhosh, S., Mancuso, R.: A Memory Scheduling Infrastructure 1803 for Multi-Core Systems with Re-Programmable Logic. In: Brandenburg, B.B. (ed.) 1804 33rd Euromicro Conference on Real-Time Systems (ECRTS 2021). Leibniz Interna-1805tional Proceedings in Informatics (LIPIcs), vol. 196, pp. 2–1222. Schloss Dagstuhl 1806 – Leibniz-Zentrum für Informatik, Dagstuhl, Germany (2021). https://doi.org/10. 1807 4230/LIPIcs.ECRTS.2021.2 1808 1809 Houdek, P., Sojka, M., Hanzálek, Z.: Towards predictable execution model on ARM-1810 based heterogeneous platforms. In: 2017 IEEE 26th International Symposium on 1811 Industrial Electronics (ISIE), pp. 1297–1302 (2017). https://doi.org/10.1109/ISIE. 18122017.8001432 18131814 Intel: Technology. 2024-01-01 Resource Director Accessed: (2024).1815https://www.intel.com/content/www/us/en/architecture-and-technology/ 1816resource-director-technology.html 1817 1818 Jun, M., Bang, K., Lee, H.-J., Chang, N., Chung, E.-Y.: Slack-based Bus Arbitra-1819 tion Scheme for Soft Real-time Constrained Embedded Systems. In: 2007 Asia and 1820South Pacific Design Automation Conference, pp. 159–164 (2007). https://doi.org/ 182110.1109/ASPDAC.2007.357979 1822 1823 Kostrzewa, A., Saidi, S., Ernst, R.: Slack-based resource arbitration for real-time 1824Networks-on-Chip. In: 2016 Design, Automation Test in Europe Conference Exhibi-1825tion (DATE), pp. 1012–1017 (2016). https://doi.org/10.3850/9783981537079\_0233 18261827 Kloda, T., Solieri, M., Mancuso, R., Capodieci, N., Valente, P., Bertogna, M.: Deterministic Memory Hierarchy and Virtualization for Modern Multi-Core Embedded 1828 Systems. In: 2019 IEEE Real-Time and Embedded Technology and Applications 1829 Symposium (RTAS), pp. 1–14 (2019). https://doi.org/10.1109/RTAS.2019.00009 183018311832 Li, Y., Akesson, K.B., Goossens, K.G.W.: Architecture and analysis of a dynamicallyscheduled real-time memory controller. Real-Time Systems 52(5), 675–729 (2016) 1833 https://doi.org/10.1007/s11241-015-9235-y 18341835Lugo, T., Lozano, S., Fernandez, J., Carretero, J.: A Survey of Techniques for Reducing 1836Interference in Real-Time Applications on Multicore Platforms. IEEE Access 10, 1837 21853-21882 (2022) https://doi.org/10.1109/ACCESS.2022.3151891 1838<sup>1839</sup> Modica, P., Biondi, A., Buttazzo, G., Patel, A.: Supporting temporal and spatial 1840

isolation in a hypervisor for ARM multicore platforms. In: 2018 IEEE International Conference on Industrial Technology (ICIT), pp. 1651–1657 (2018). https://doi.org/10.1109/ICIT.2018.8352429	1841 1842 1843
Mancuso, R., Dudko, R., Betti, E., Cesati, M., Caccamo, M., Pellizzoni, R.: Real- time cache management framework for multi-core architectures. In: 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS), pp. 45–54 (2013). https://doi.org/10.1109/RTAS.2013.6531078	$     1844 \\     1845 \\     1846 \\     1847 \\     1848 \\     1848 $
Mirosanlou, R., Hassan, M., Pellizzoni, R.: DRAMbulism: Balancing Performance and Predictability through Dynamic Pipelining. In: 2020 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), pp. 82–94 (2020). https://doi.org/10.1109/RTAS48715.2020.00-15	1849 1850 1851 1852 1853
Mezzetti, E., Kosmidis, L., Abella, J., Cazorla, F.J.: High-Integrity Performance Mon- itoring Units in Automotive Chips for Reliable Timing V&V. IEEE Micro <b>38</b> (1), 56–65 (2018) https://doi.org/10.1109/MM.2018.112130235	$     1854 \\     1855 \\     1856 \\     1857 $
Moon, J.Y., Kim, D.Y., Kim, J.H., Jeon, J.W.: The Migration of Engine ECU Software From Single-Core to Multi-Core. IEEE Access 9, 55742–55753 (2021) https://doi. org/10.1109/ACCESS.2021.3071500	$     1858 \\     1859 \\     1860 \\     1861 $
<ul> <li>Martins, J., Tavares, A., Solieri, M., Bertogna, M., Pinto, S.: Bao: A Lightweight Static Partitioning Hypervisor for Modern Multi-Core Embedded Systems. In: Bertogna, M., Terraneo, F. (eds.) Workshop on Next Generation Real-Time Embedded Sys- tems (NG-RES 2020). OpenAccess Series in Informatics (OASIcs), vol. 77, pp. 3–1314. Schloss Dagstuhl–Leibniz-Zentrum fuer Informatik, Dagstuhl, Germany (2020). https://doi.org/10.4230/OASIcs.NG-RES.2020.3</li> </ul>	1862 1863 1864 1865 1866 1866 1867 1868
Nicolella, M., Roozkhosh, S., Hoornaert, D., Bastoni, A., Mancuso, R.: RT-Bench: an Extensible Benchmark Framework for the Analysis and Management of Real- Time Applications. In: Abdeddaïm, Y., Cucu-Grosjean, L., Nelissen, G., Pautet, L. (eds.) RTNS 2022: The 30th International Conference on Real-Time Networks and Systems, Paris, France, June 7 - 8, 2022, pp. 184–195. ACM, New York, NY, USA (2022). https://doi.org/10.1145/3534879.3534888	1869 1870 1871 1872 1873 1874
NVIDIA: NVIDIA Jetson AGX Orin. Accessed: 2024-01-01 (2024). https://www.nvidia.com/en-us/autonomous-machines/embedded-systems/jetson-orin/	1876 1877
NVIDIA: NVIDIA Jetson AGX Xavier. Accessed: 2024-01-01 (2024). https://www.nvidia.com/en-us/autonomous-machines/embedded-systems/jetson-agx-xavier/	$1878 \\ 1879 \\ 1880$
Ning, Z., Wang, C., Chen, Y., Zhang, F., Cao, J.: Revisiting ARM Debugging Features: Nailgun and Its Defense. IEEE Transactions on Dependable and Secure Computing (01), 1–16 (2021) https://doi.org/10.1109/TDSC.2021.3139840	1881 1882 1883 1884
NXP: NXP S32V234SBC. Accessed: 2024-01-01. https://www.nxp.com/design/	$\begin{array}{c} 1885\\ 1886 \end{array}$

1887 development-boards/automotive-development-platforms/s32v-mpu-platforms/ 1888 s32v2-vision-and-sensor-fusion-low-cost-evaluation-board:SBC-S32V234 1889 1890 NXP: i.MX 8M Dual/8M QuadLite/8M Quad Applications Processors Reference Manual, Rev. 3.1. NXP document IMX8MDQLQRM (2021) 1891 1892 1893 NXP: S32G2 Reference Manual, Rev. 7. NXP document S32G2RM (2023) 1894 NXP: NXP 2024-01-01. i.MX8M. Accessed: (2024).https://www. 1895nxp.com/products/processors-and-microcontrollers/arm-processors/ 1896i-mx-applications-processors/i-mx-8-applications-processors/ 1897 i-mx-8m-family-armcortex-a53-cortex-m4-audio-voice-video:i.MX8M 1898<sup>1899</sup> NXP: NXP LX2160A. Accessed: 2024-01-01. (2024). https://www.nxp.com/ 1900 products/processors-and-microcontrollers/arm-processors/layerscape-processors/ 1901 laverscape-lx2160a-lx2120a-lx2080a-processors:LX2160A 1902 1903 NXP: NXP S32G2. Accessed: 2024-01-01. (2024). https://www.nxp.com/products/ 1904 processors-and-microcontrollers/arm-processors/s32g-vehicle-network-processors/ 1905s32g2-processors-for-vehicle-networking:S32G2 19061907 Pellizzoni, R., Betti, E., Bak, S., Yao, G., Criswell, J., Caccamo, M., Kegley, R.: A 1908Predictable Execution Model for COTS-Based Embedded Systems. In: 2011 17th 1909 IEEE Real-Time and Embedded Technology and Applications Symposium, pp. 269-1910 279 (2011). https://doi.org/10.1109/RTAS.2011.33 1911 1912 Raspberry Pi Ltd: Raspberry Pi 4. Accessed: 2024-01-01. (2024). https://www. raspberrypi.com/products/raspberry-pi-4-model-b/ 1913 1914 Rehm, F., Seitter, J., Larsson, J.-P., Saidi, S., Stea, G., Zippo, R., Ziegenbein, D., 1915 Andreozzi, M., Hamann, A.: The Road towards Predictable Automotive High -1916Performance Platforms. In: 2021 Design, Automation Test in Europe Conference 1917 Exhibition (DATE), pp. 1915–1924 (2021). https://doi.org/10.23919/DATE51398. 19182021.9473996 1919 1920 Sohal, P., Bechtel, M., Mancuso, R., Yun, H., Krieger, O.: A closer look at intel resource 1921director technology (rdt). In: Proceedings of the 30th International Conference on 1922 Real-Time Networks and Systems. RTNS 2022, pp. 127–139. Association for Com-1923puting Machinery, New York, NY, USA (2022). https://doi.org/10.1145/3534879. 19243534882 . https://doi.org/10.1145/3534879.3534882 1925<sup>1926</sup> Serrano-Cases, A., Reina, J.M., Abella, J., Mezzetti, E., Cazorla, F.J.: Leveraging 1927Hardware QoS to Control Contention in the Xilinx Zyng UltraScale+ MPSoC. 1928In: Brandenburg, B.B. (ed.) 33rd Euromicro Conference on Real-Time Systems 1929(ECRTS 2021). Leibniz International Proceedings in Informatics (LIPIcs), vol. 196, 1930pp. 3–1326. Schloss Dagstuhl – Leibniz-Zentrum für Informatik, Dagstuhl, Germany 1931(2021). https://doi.org/10.4230/LIPIcs.ECRTS.2021.3

1932

Saeed, A., Dasari, D., Ziegenbein, D., Rajasekaran, V., Rehm, F., Pressler, M., 1933Hamann, A., Mueller-Gritschneder, D., Gerstlauer, A., Schlichtmann, U.: Memory 1934Utilization-Based Dynamic Bandwidth Regulation for Temporal Isolation in Multi-1935 Cores . In: 2022 IEEE Real-Time and Embedded Technology and Applications 1936Symposium (RTAS), pp. 133–145 (2022). https://doi.org/10.1109/RTAS54340. 1937 2022.00019 1938

1939

1947

1948

1949

19501951

1952

1953

1954

1955

1961

1962

19631964

1965

1966

1967

1971

- Saeed, A., Hoornaert, D., Dasari, D., Ziegenbein, D., Mueller-Gritschneder, D., 1940Schlichtmann, U., Gerstlauer, A., Mancuso, R.: Memory latency distribution-1941driven regulation for temporal isolation in mpsocs. In: Papadopoulos, A.V. (ed.) 1942 35th Euromicro Conference on Real-Time Systems, ECRTS 2023, July 11-14, 19432023, Vienna, Austria. LIPIcs, vol. 262, pp. 4–1423. Schloss Dagstuhl - Leibniz-1944Zentrum für Informatik, Dagstuhl, Germany (2023). https://doi.org/10.4230/ 1945LIPICS.ECRTS.2023.4 1946
- Sohal, P., Tabish, R., Drepper, U., Mancuso, R.: E-WarP: A System-wide Framework for Memory Bandwidth Profiling and Management. In: 2020 IEEE Real-Time Systems Symposium (RTSS) (2020). https://doi.org/10.1109/RTSS49844.2020.00039
- Schwaericke, G., Tabish, R., Pellizzoni, R., Mancuso, R., Bastoni, A., Zuepke, A., Caccamo, M.: A Real-Time virtio-based Framework for Predictable Inter-VM Communication. In: 2021 IEEE International Real-Time Systems Symposium (RTSS) (2021). https://doi.org/10.1109/RTSS52674.2021.00015
- 1956Venkata, S.K., Ahn, I., Jeon, D., Gupta, A., Louie, C., Garcia, S., Belongie, S., Taylor, 1957 M.B.: SD-VBS: The San Diego vision benchmark suite. In: 2009 IEEE International 1958Symposium on Workload Characterization (IISWC), pp. 55–64 (2009). https://doi. 1959org/10.1109/IISWC.2009.5306794 1960
- Valsan, P.K., Yun, H.: MEDUSA: A Predictable and High-Performance DRAM Controller for Multicore Based Embedded Systems. In: 2015 IEEE 3rd International Conference on Cyber-Physical Systems, Networks, and Applications, pp. 86–93 (2015). https://doi.org/10.1109/CPSNA.2015.24
- Wessman, N.-J., Malatesta, F., Andersson, J., Gomez, P., Masmano, M., Nicolau, V., Le Rhun, J., Cabo, G., Bas, F., Lorenzo, R., Sala, O., Trilla, D., Abella, J.: De-RISC: the first RISC-V space-grade platform for safety-critical systems. In: 2021 1968 IEEE Space Computing Conference (SCC), pp. 17–26 (2021). https://doi.org/10. 19691109/SCC49971.2021.00010 1970
- 1972//github.com/Xilinx/xen/releases/tag/xilinx-v2020.2 1973
- 1974Xilinx: Xilinx Versal. Accessed: 2024-01-01 (2024). https://www.xilinx.com/products/ 1975silicon-devices/acap/versal.html 1976

1977 Xilinx: Zynq UltraScale+ Device Technical Reference Manual UG1085. Accessed 1978

2024-01-01 (2024). https://www.xilinx.com/support/documentation/user\_guides/ ug1085-zynq-ultrascale-trm.pdf 1982 Yun, H., Mancuso, R., Wu, Z.-P., Pellizzoni, R.: PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In: 2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS), pp. 155–166 (2014). https://doi.org/10.1109/RTAS.2014.6925999 Yun, H., Yao, G., Pellizzoni, R., Caccamo, M., Sha, L.: MemGuard: Memory band-width reservation system for efficient performance isolation in multi-core platforms. In: 2013 IEEE 19th Real-Time and Embedded Technology and Applications Sym-posium (RTAS), pp. 55-64 (2013). https://doi.org/10.1109/RTAS.2013.6531079 Yun, H., Yao, G., Pellizzoni, R., Caccamo, M., Sha, L.: Memory Bandwidth Man-agement for Efficient Performance Isolation in Multi-Core Platforms. IEEE Trans-actions on Computers 65(2), 562–576 (2016) https://doi.org/10.1109/TC.2015. <sup>1996</sup> Zuepke, A., Bastoni, A., Chen, W., Caccamo, M., Mancuso, R.: Mempol: Policing core memory bandwidth from outside of the cores. In: 29th IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2023, San Antonio, TX, USA, May 9-12, 2023, pp. 235–248 (2023). https://doi.org/10.1109/RTAS58335. 2023.00026 2002 Zini, M., Casini, D., Biondi, A.: Analyzing arm's MPAM from the perspective of time predictability. IEEE Trans. Computers 72(1), 168–182 (2023) https://doi.org/10. 1109/TC.2022.3202720 2006 Zini, M., Cicero, G., Casini, D., Biondi, A.: Profiling and controlling I/O-related memory contention in COTS heterogeneous platforms. Software: Practice and Experience 52(5), 1095–1113 (2022) https://doi.org/10.1002/spe.3053 2010 Zhou, Y., Wentzlaff, D.: MITTS: Memory Inter-Arrival Time Traffic Shaping. In: Proceedings of the 43rd ACM/IEEE International Symposium on Computer Architecture. ISCA '16, pp. 532–544 (2016). https://doi.org/10.1109/ISCA.2016.53