Email: (GPG Key)

About Me

Hi! I am a researcher and software engineer in the field of real-time operating systems and cyber-physical systems. I’m affiliated with the Chair of Cyber Physical Systems in Production Engineering at TUM.

I am interested in operating system design, predictability and real-time research, complex hardware and software systems, and their co-design.

Currently, I develop technologies to improve predictability of the memory hierarchy of complex heterogeneous system-on-chip, and their industrial integration into operating system and hypervisors.

As software architect of the PikeOS hypervisor, I’ve also gained considerable experience in designing predictable OS for Certifiable Systems (especially for Avionics and Railways).

I hold a Ph.D. in Computer Engineering with a thesis focusing on applying multicore real-time scheduling in practice.


Research Fellow


2020 - Present

At TUM, I’m researching on certifiable hypervisors and solutions to bring together high-performance and real-time predictability on next generation heterogeneous platforms.

PikeOS Software Architect


2012 - 2020

As a Software Engineer first and Software Architect later, I have been leading SYSGO’s development of the PikeOS microkernel according to both the product roadmap as well as safety (DO-178C, IEC 61508, EN 50128) and security (Common Criteria) standards.

Software Engineer

MBDA Italy

2010 - 2012

I was part of the initial development and certification process of the FINX.X-RTOS Linux distribution, which has been successfully deemed DO-178B level D compliant, and evaluated at CC EAL4+.

Visiting Researcher

UNC Real-Time Systems Group

2009 - 2010

As part of Jim Anderson’s Group at UNC, I studied the effectiveness of multicore real-time scheduling policies when implemented on real-world operating systems, and I contributed to the development of LITMUS^RT, the real-time Linux extension that I used as testbed.

Software Engineer R&D

MBDA Italy

2007 - 2009

During my Ph.D., I collaborated as software engineer with MBDA Italy working at the precursor of FIN.X-RTOS.

Ph.D. Computer Engineering

University of Rome Tor Vergata

2007 - 2011

In addition to the research leading to my dissertation “Towards the Integration of Theory and Practice in Multiprocessor Real-Time Scheduling” (Advisors: Marco Cesati, James H. Anderson), I also worked on virtualization technologies and high-performance computing.


M. Vanga, A. Bastoni, H. Theiling, and B. Brandenburg, "Supporting low-latency, low-criticality tasks in a certified mixed-criticality OS", Proc. of the 25th International Conference on Real-Time Networks and Systems (RTNS 2017), Oct. 2017. [ PDF | companion page ]

Burger, K. Müller, O. Hanka, M. Paulitsch, A. Bastoni, H. Theiling, and M. Heinisch, "Implications of Multi-Core Processors on Safety-Critical Operating System Architectures", Proc. of the 8th Int'l Workshop on Operating Systems Platforms for Embedded Real-Time Applications (OSPERT 2014), Jul. 2014. [ PDF ]

B. Brandenburg and A. Bastoni, "The Case for Migratory Priority Inheritance in Linux: Bounded Priority Inversions on Multiprocessors", Proc. of the 14th Real-Time Linux Workshop (RTLWS 2012), Oct. 2012. [ PDF ]

A. Bastoni, B. Brandenburg, and J. Anderson, "Is Semi-Partitioned Scheduling Practical?", Proc. of the 23rd Euromicro Conference on Real-Time Systems (ECRTS 2011), Jul. 2011. [ PDF | PDF (long version) ]

A. Bastoni, B. Brandenburg, and J. Anderson, "An Empirical Comparison of Global, Partitioned, and Clustered Multiprocessor EDF Schedulers", Proc. of the 31st IEEE Real-Time System Symposium (RTSS 2010), Dec. 2010. [ PDF | PDF (long version) ]

A. Bastoni, B. Brandenburg, and J. Anderson, "Cache-Related Preemption and Migration Delays: Empirical Approximation and Impact on Schedulability", Proc. of the 6th Int'l Workshop on Operating Systems Platforms for Embedded Real-Time Applications (OSPERT 2010), Jul. 2010. [ PDF ]

A. Bastoni, P. Boschi, F. Batino, C. Di Biagio, and L. Recchia, "Testing Embedded Systems Software using Open Source Virtual Platforms", Proc. of the IASTED Int'l Conference on Software Engineering (SE 2010), Feb. 2010. [ PDF ]

A. Bastoni, D. Bovet, M. Cesati and P. Palana, "Discovering hypervisor overheads using micro and macrobenchmarks", Workshop on Computer Architecture and Operating System co-design (CAOS 2010), hosted at HiPEAC 2010, Jan. 2010. [ PDF ]

Conference and Workshop Involvement

Program Committee member:  ECRTS 2020 ECRTS 2019 RTAS 2018 ECRTS 2018 OSPERT 2018 RTAS 2017 ECRTS 2017 OSPERT 2017 OSPERT 2016 RTAS 2015 OSPERT 2014

Chair:  ECRTS 2019 WiP and J2C sessions OSPERT 2013 OSPERT 2012

Invited speaker:  WSOS 2019 OSPERT 2011

Reviewer:  RTSS 2020, ECRTS 2015, RTCSA 2014, RTCSA 2012, EMSOFT 2012, RTAS 2012, Usenix ATC 2012, RTCSA 2011, OSPERT 2011, RTAS 2011